Datasheet > AN2635

AN2635

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
飞思卡尔 - FREESCALE		闪存
页数	文件大小	规格书
36页	149K
描述
On-Chip FLASH Programming Routines

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AN2635 数据手册

On-Chip Routines Source Code

clr

RamPntrLo

;start with 1st loc. in DATA array

;* Current stack frame

SP+2 [C] total bytes left to program; count down to zero

SP+3 [B] LADDR(lo) used to restore last addr before RTS

SP+4 [A] LADDR(hi)

;*********************************************************************

;* COP is serviced before each block of LoopCOP bytes are programmed

;* LoopPROG is the top of the outer loop. BSR PRGstep1 programs up to

;* LoopCOP bytes before return (last batch may be fewer than LoopCOP)

LoopPROG:

lda

beq

cmp

bge

sta

clr

bra

1,sp

;[C] total bytes remaining to prog

;if zero, programing is done

;bytes remaining >= LoopCOP ?

;if so, skip to InitPROG

;< so make ByteCntr = BytesRemaining

;and clear BytesRemaining at [C]

;Go program last partial block

ProgEnd

#LoopCOP

InitPROG

ByteCntr

1,sp

Program

InitPROG:

sub

sta

lda

sta

#LoopCOP

1,sp

#LoopCOP

ByteCntr

;>= so subtract LoopCOP

;bytes remaining reduced by LoopCOP

;prepare to prog LoopCOP bytes

;ByteCntr = LoopCOP

Program:

ProgEnd:

bsr

bra

PRGstep1

LoopPROG

;program up to LoopCOP bytes

;repeat outer loop...check number of

;bytes remaining

pula

sta

pula

sta

;deallocate [C]

LADDR+1

LADDR

;restore an original value to LADDR+1

;restore an original value to LADDR

rts

;*********************************************************************

;* FLASH Programming Algorithm

;*********************************************************************

PRGstep1:

sta

COPCTL

;[4] service COP

;before programming ByteCntr bytes

;[2]

lda

sta

#mPGM

FLCR

;[..w.] set PGM

(Prog Algo Step 1)

PRGstep2:

PRGstep3:

PRGstep4:

lda

sta

FLBPR

;[4] read FLBPR

(Prog Algo Step 2)

;[2] write to Flash address [H:X]

w/ any data (Prog Algo Step 3)

;[3] delay for time Tnvs

;[3*CPUSPD] (Prog Algo Step 4)

;

lda

dbnza

CPUSPD

PRGstep5:

PRGstep6:

lda

sta

#(mPGM+mHVEN) ;sets HVEN and leaves PGM set

FLCR

;[..w.] set HVEN (Prog Algo Step 5)

lda

dbnza

CPUSPD

;[3] delay for time Tpgs

;[3*CPUSPD]

(Prog Algo Step 6)

On-Chip FLASH Programming Routines, Rev. 4

Freescale Semiconductor

1...28 29 303132 33 34...36

中文翻译

下载PDF

与AN2635相关器件

型号	品牌	获取价格	描述	数据表
AN-264	ADI	获取价格	DYNAMIC CHARACTERISTICS OF TRACKING CONVERTERS BY MARK THOMAS
AN2640K	ETC	获取价格	VHD VIDEO DISC PLAYER CHROMA AND LUMINANCE PROCESSING CIRCUIT
AN265	SILICON	获取价格	2ND-GENERATION PROSLIC㈢ GUI USER’S GUIDE
AN2661NK	ETC	获取价格	TV/Video Signal Processor
AN2662K	PANASONIC	获取价格	Consumer Circuit, Bipolar, PDIP30, 0.400 INCH, SHRINK, PLASTIC, DIP-30
AN2663K	PANASONIC	获取价格	Consumer Circuit, Bipolar, PDIP24, 0.300 INCH, SHRINK, PLASTIC, DIP-24
AN2663S	PANASONIC	获取价格	Consumer Circuit, Bipolar, PDSO24, 0.375 INCH, PLASTIC, SOP-24
AN2684	STMICROELECTRONICS	获取价格	The STEVAL-IFP006V1 demonstration board has been developed
AN26KV32C	TI	获取价格	LOW-VOLTAGE HIGH-SPEED QUADRUPLE DIFFERENTIAL LINE RECEIVER
AN2700000707051B	YAGEO	获取价格	Mobile Station Antenna, 2650MHz Min, 2750MHz Max, 1.2dB Gain