Datasheet > AMBASSADORT8100

AMBASSADORT8100

更新时间： 2024-11-22 23:30:15

品牌	Logo	应用领域
其他 - ETC		/
页数	文件大小	规格书
92页	1443K
描述
H.100/H.110 Interface and Time-Slot Interchanger

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

AMBASSADORT8100 数据手册

Advisory

March 1999

Ambassador^TMT8100

H.100/H.110 Interface and Time-Slot Interchanger

This advisory details two changes to the Ambassador^TMT8100 H.100/H.110 Interface and Time-Slot

Interchanger Preliminary Data Sheet: DS98-195NTNB.

Change Affecting Page 15, Section 2.1.3 Address Mode Register

Problem:

There is a minor bug in the T8100. If a write is issued to the address mode register (AMR)

address 0x70 (local bus, holding registers, and reset), the T8100’s RDY line gets stuck low (not

ready state).

Workaround: To solve this, issue another write command to any of the four direct registers (MCR, LAR,

AMR, or IDR) and the RDY signal will reset.

Change Affecting Page 38, Section 2.4.2 Dividers and Rate Multipliers

There is an anomaly in the digital phase-lock loop (DPLL) performance of the device. The behavior affects all

versions of the T8100 but has been corrected in the T8100A, T8102, and T8105. This anomaly affects applica-

tions that use the DPLL for CT bus clock generation.

When used for clocking, the DPLL uses the 16.384 MHz internal oscillator to rate multiply an 8 kHz input sig-

nal. In order for the DPLL to lock to the 8.000000 kHz signal, the required internal oscillator frequency range

should be centered at 16.388 MHz. A frequency of 16.384 MHz is too low for the DPLL to perform properly.

If this crystal adaptation is used for the DPLL, there are several limitations. First, do not select the crystal as a

fallback clock source. When the crystal is a clock source, the generated clocks are all multiples of the crystal. In

that case, they will be offset by the same ratio as the crystal. Second, do not use TCLKOUT. It is also derived

from the crystal and will be offset by the same ratio. Third, the watchdogs will be slightly more sensitive due to

the increased clock frequency. In designs affected by these limitations, conversion to the T8100A is recom-

mended.

12 3 4 5 6 7...92

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
AMBE2000	ETC	获取价格	VOCODER CHIP
AMBF-1206-1	ABRACON	获取价格	High Pass Filter, 2450MHz
AMBF-1206-2	ABRACON	获取价格	Low Pass Filter, 897.5MHz
AMBF-1206-3	ABRACON	获取价格	Low Pass Filter, 1747.5MHz
AMBF-1206-4	ABRACON	获取价格	Low Pass Filter, 2441.5MHz
AMBF22	ABRACON	获取价格	MULTILAYER CHIP BALANCE-EMI FILTER
AMBF22-2450-01-T	ABRACON	获取价格	Data Line Filter, 1 Function(s), ROHS COMPLIANT, SMD, 6 PIN
AMBF22-2450-06-T	ABRACON	获取价格	Data Line Filter, 1 Function(s), ROHS COMPLIANT, SMD, 6 PIN
AMBLN06051G8DM1T69	WALSIN	获取价格	Low in-band amplitude and phase imbalance enhances system performance
AMBLN06052G5WM9T16	WALSIN	获取价格	Low in-band amplitude and phase imbalance enhances system performance