Datasheet > AFE1203E1K

AFE1203E1K

更新时间： 2024-10-28 12:55:47

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
15页	880K
描述
2Mbps, Single Pair HDSL ANALOG FRONT END

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AFE1203E1K 数据手册

0.1µF

13Ω

PLL_OUT

PLL_IN

REF_P

V_CM

REF_N

1kΩ

1:2 Transformer

Tip

txLINE_P

txLINE_N

47nF

200Ω

0.1µF

13Ω

Ring

Neg

Pos

47nF

Compromise

Hybrid

txDAT_P

txDAT_N

Neg

Pos

txCLK

375Ω

rxSYNC

rxLOOP

rxGAIN1

rxGAIN0

rxD13 - rxD0

rxHYB_P

rxHYB_N

DSP

AFE1203E

100pF

Input anti-alias

filter f_C2MHz

AGND

DGND

AGND

rxLINE_N

rxLINE_P

375Ω

100pF

375Ω

PLL

AV_DD

DV_DD

AV_DDAV_DDAV_DD

5V Analog

5V to 3.3V Digital

0.1µF

0.1µF 0.1µF 0.1µF

10µF

0.1µF

1 - 10µF

100µF

5Ω - 10Ω Resistor for Isolation

FIGURE 2. Basic Connection Diagram.

rxHYBAND rxLINE INPUT ANTI-ALIASING FILTERS

rxHYB AND rxLINE INPUT BIAS VOLTAGE

The –3dB frequency of the input anti-aliasing filter for the

rxLINE and rxHYB differential inputs should be approxi-

mately 2MHz for operation at 2.3Mbps. Suggested values

for the filter are 375Ω for each of the two input resistors and

100pF for the capacitor. Together the two 375Ω resistors

and the 100pF capacitor result in –3dB frequency of just

over 2MHz. The 375Ω input resistors will result in a mini-

mal voltage divider loss with the input impedance of the

AFE1203.

The transmitter output on the txLINE pins and the rxLINE

inputs are centered at midscale, 2.5V.

Inside the AFE1203, the rxHYB and rxLINE signals are

subtracted as described in the paragraph on echo cancella-

tion above. This means that the rxHYB inputs need to be

centered at 2.5V just as the rxLINE signal is centered at

2.5V. The external compromise hybrid must be designed so

that the signal into the rxHYB inputs remains centered at

2.5V.

This circuit applies at rates of 1Mbps to 2Mbps. For slower

rates, the anti-aliasing filters will give best performance with

their –3dB frequency approximately equal to the bit rate. For

example, a –3dB frequency of 500kHz should be used for a

single pair bit rate of 500kbps.

AFE1203

1...4 5 678 9 10...15

中文翻译

下载PDF

与AFE1203E1K相关器件

型号	品牌	获取价格	描述	数据表
AFE1203E1KG4	TI	获取价格	2Mbps, Single Pair HDSL ANALOG FRONT END
AFE1205	BB	获取价格	2Mbps, Single Pair HDSL ANALOG FRONT END
AFE1205E	BB	获取价格	2Mbps, Single Pair HDSL ANALOG FRONT END
AFE1205E/1KG4	TI	获取价格	IC,XDSL INTERFACE,HDSL,ANALOG FRONT END,CMOS,SSOP,48PIN,PLASTIC
AFE1224	BB	获取价格	2Mbps, Single Pair ANALOG FRONT END
AFE1224	TI	获取价格	2Mbps, Single Pair ANALOG FRONT END
AFE1224E	BB	获取价格	2Mbps, Single Pair ANALOG FRONT END
AFE1224E/1K	ETC	获取价格	xDSL Interface
AFE1224E-2/1K	TI	获取价格	2Mbps, Single Pair ANALOG FRONT END
AFE1224E-2/1K	ROCHESTER	获取价格	DATACOM, DIGITAL SLIC, PDSO28, SSOP-28