Datasheet > ADSP-2105BP-55

ADSP-2105BP-55

更新时间： 2024-01-02 02:19:16

品牌	Logo	应用领域
罗彻斯特 - ROCHESTER		/
页数	文件大小	规格书
88页	1425K
描述
Digital Signal Processor, CMOS,

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ADSP-2105BP-55 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Contact Manufacturer	零件包装代码：	LCC
包装说明：	,	针数：	68
Reach Compliance Code：	unknown	风险等级：	5.76
峰值回流温度（摄氏度）：	NOT SPECIFIED	技术：	CMOS
处于峰值回流温度下的最长时间：	NOT SPECIFIED	uPs/uCs/外围集成电路类型：	DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches：	1

ADSP-2105BP-55 数据手册

ADSP-21xx

T he interrupt force and clear register, IFC, is a write-only

rupt (except for level-sensitive interrupts and the ADSP-2111

HIP interrupts—these cannot be forced or cleared in software).

SYSTEM INTERFACE

Figure 3 shows a typical system for the ADSP-2101, ADSP-

2115, or ADSP-2103, with two serial I/O devices, a boot

EPROM, and optional external program and data memory. A

total of 15K words of data memory and 16K words of program

memory is addressable for the ADSP-2101 and ADSP-2103. A

total of 14.5K words of data memory and 15K words of

program memory is addressable for the ADSP-2115.

When responding to an interrupt, the AST AT , MST AT , and

IMASK status registers are pushed onto the status stack and

the PC counter is loaded with the appropriate vector address.

T he status stack is seven levels deep (nine levels deep on the

ADSP-2111) to allow interrupt nesting. T he stack is automati-

cally popped when a return from the interrupt instruction is

executed.

Figure 4 shows a system diagram for the ADSP-2105, with one

serial I/O device, a boot EPROM, and optional external

program and data memory. A total of 14.5K words of data

memory and 15K words of program memory is addressable for

the ADSP-2105.

P in D efinitions

T able IV (on next page) shows pin definitions for the ADSP-

21xx processors. Any inputs not used must be tied to V_DD

Figure 5 shows a system diagram for the ADSP-2111, with two

serial I/O devices, a host processor, a boot EPROM, and

optional external program and data memory. A total of 15K

words of data memory and 16K words of program memory is

addressable.

Table III. Interrupt Vector Addresses & P riority

AD SP -2105

Interrupt

Source

Interrupt

Vector Address

Programmable wait-state generation allows the processors to

easily interface to slow external memories.

RESET Startup

IRQ2

SPORT 1 T ransmit or IRQ1

SPORT 1 Receive or IRQ0

T imer

0x0000

0x0004 (High Priority)

0x0010

0x0014

0x0018 (Low Priority)

T he ADSP-2101, ADSP-2103, ADSP-2115, and ADSP-2111

processors also provide either: one external interrupt (IRQ2)

and two serial ports (SPORT 0, SPORT 1), or three external

interrupts (IRQ2, IRQ1, IRQ0) and one serial port (SPORT 0).

T he ADSP-2105 provides either: one external interrupt (IRQ2)

and one serial port (SPORT 1), or three external interrupts

(IRQ2, IRQ1, IRQ0) with no serial port.

AD SP -2101/2103/2115/216x

Interrupt

Source

Vector Address

Clock Signals

T he ADSP-21xx processors’ CLKIN input may be driven by a

crystal or by a T T L-compatible external clock signal. T he

CLKIN input may not be halted or changed in frequency during

operation, nor operated below the specified low frequency limit.

RESET Startup

IRQ2

0x0000

0x0004 (High Priority)

0x0008

0x000C

0x0010

SPORT 0 T ransmit

SPORT 0 Receive

SPORT 1 T ransmit or IRQ1

SPORT 1 Receive or IRQ0

T imer

If an external clock is used, it should be a T T L-compatible

signal running at the instruction rate. T he signal should be

connected to the processor’s CLKIN input; in this case, the

XT AL input must be left unconnected.

0x0014

0x0018 (Low Priority)

AD SP -2111

Interrupt

Source

Because the ADSP-21xx processors include an on-chip oscilla-

tor circuit, an external crystal may also be used. T he crystal

should be connected across the CLKIN and XT AL pins, with

two capacitors connected as shown in Figure 2. A parallel-

resonant, fundamental frequency, microprocessor-grade crystal

should be used.

Interrupt

Vector Address

RESET Startup

IRQ2

0x0000

0x0004 (High Priority)

0x0008

0x000C

0x0010

0x0014

0x0018

0x001C

0x0020 (Low Priority)

HIP Write from Host

HIP Read to Host

SPORT 0 T ransmit

SPORT 0 Receive

SPORT 1 T ransmit or IRQ1

SPORT 1 Receive or IRQ0

T imer

XTAL

ADSP-21xx

CLKIN

CLKOUT

Figure 2. External Crystal Connections

REV. B

–7–

1...5 6 789 10 11...88

中文翻译

下载PDF

与ADSP-2105BP-55相关器件

型号	品牌	获取价格	描述	数据表
ADSP-2105BP-80	ADI	获取价格	ADSP-2100 Family DSP Microcomputers
ADSP-2105BP-80	ROCHESTER	获取价格	Digital Signal Processor, CMOS,
ADSP-2105BP-80REEL	ROCHESTER	获取价格	24-BIT, 20 MHz, OTHER DSP, PQCC68, PLASTIC, LCC-68
ADSP-2105BPZ-80	ADI	获取价格	Single-Chip Microcomputers: 16-Bit, 20 MIPS, 5v, 1 Serial Port
ADSP-2105KP-40	ADI	获取价格	ADSP-2100 Family DSP Microcomputers
ADSP-2105KP-55	ADI	获取价格	ADSP-2100 Family DSP Microcomputers
ADSP-2105KP-55REEL	ADI	获取价格	IC 24-BIT, 13.824 MHz, OTHER DSP, PQCC68, PLASTIC, LCC-68, Digital Signal Processor
ADSP-2105KP-80	ADI	获取价格	ADSP-2100 Family DSP Microcomputers
ADSP21060	ADI	获取价格	DSP MICROCOMPUTER
ADSP-21060	ADI	获取价格	ADSP-2106x SHARC DSP Microcomputer Family

与ADSP-2105BP-55相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

2
电感耐压值及其与电感大小的关系
2024-06-07

5
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

4
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

3

产品中心

服务支持

精选活动

关于我们

帮助中心

ADSP-2105BP-55

ADSP-2105BP-55 技术参数

ADSP-2105BP-55 数据手册

与ADSP-2105BP-55相关器件

与ADSP-2105BP-55相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADSP-2105BP-55

ADSP-2105BP-55 技术参数

ADSP-2105BP-55 数据手册

与ADSP-2105BP-55相关器件

与ADSP-2105BP-55相关文章

您还可以找

您在本页遇到什么问题？