Datasheet > ADSP21060

ADSP21060

更新时间： 2022-01-15 13:52:52

品牌	Logo	应用领域
亚德诺 - ADI		电脑计算机
页数	文件大小	规格书
47页	364K
描述
DSP MICROCOMPUTER

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADSP21060 数据手册

ADSP-2106x SHARC

DSP Microcomputer Family

ADSP-21060/ADSP-21060L

IEEE JTAG Standard 1149.1 Test Access Port and

On-Chip Emulation

SUMMARY

High Performance Signal Processor for Communica-

tions, Graphics, and Imaging Applications

Super Harvard Architecture

240-Lead Thermally Enhanced MQFP Package

225 PBGA Package

32-Bit Single-Precision and 40-Bit Extended-Precision

IEEE Floating-Point Data Formats or 32-Bit Fixed-

Point Data Format

Four Independent Buses for Dual Data Fetch,

Instruction Fetch, and Nonintrusive I/O

32-Bit IEEE Floating-Point Computation Units—

Multiplier, ALU, and Shifter

Dual-Ported On-Chip SRAM and Integrated I/O

Peripherals—A Complete System-On-A-Chip

Integrated Multiprocessing Features

Parallel Computations

Single-Cycle Multiply and ALU Operations in Parallel

with Dual Memory Read/Writes and Instruction Fetch

Multiply with Add and Subtract for Accelerated FFT

Butterfly Computation

KEY FEATURES

40 MIPS, 25 ns Instruction Rate, Single-Cycle Instruction

Execution

120 MFLOPS Peak, 80 MFLOPS Sustained Performance

Dual Data Address Generators with Modulo and Bit-

Reverse Addressing

4 Mbit On-Chip SRAM

Dual-Ported for Independent Access by Core Processor

and DMA

Off-Chip Memory Interfacing

4 Gigawords Addressable

Programmable Wait State Generation, Page-Mode

DRAM Support

Efficient Program Sequencing with Zero-Overhead

Looping: Single-Cycle Loop Setup

DUAL-PORTED SRAM

CORE PROCESSOR

INSTRUCTION

CACHE

48-BIT

TIMER

TWO INDEPENDENT

JTAG

TEST &

EMULATION

DUAL-PORTED BLOCKS

PROCESSOR PORT

I/O PORT

ADDR

DATA

ADDR

DATA

ADDR

DAG1

DAG2

PROGRAM

SEQUENCER

EXTERNAL

PORT

IOD

IOA

PM ADDRESS BUS

DM ADDRESS BUS

ADDR BUS

MUX

MULTIPROCESSOR

INTERFACE

PM DATA BUS

BUS

CONNECT

(PX)

DATA BUS

MUX

40/32

DM DATA BUS

HOST PORT

DMA

CONTROLLER

DATA

FILE

IOP

REGISTERS

(MEMORY MAPPED)

SERIAL PORTS

(2)

40-BIT

BARREL

SHIFTER

MULTIPLIER

ALU

CONTROL,

STATUS &

DATA BUFFERS

LINK PORTS

(6)

I/O PROCESSOR

Figure 1. Block Diagram

SHARC is a registered trademark of Analog Devices, Inc.

REV. D

Information furnished by Analog Devices is believed to be accurate and

reliable. However, no responsibility is assumed by Analog Devices for its

use, nor for any infringements of patents or other rights of third parties

which may result from its use. No license is granted by implication or

otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781/329-4700

Fax: 781/326-8703

World Wide Web Site: http://www.analog.com

12 3 4 5 6 7...47

下载PDF

与ADSP21060相关器件

型号	品牌	描述	获取价格	数据表
ADSP-21060	ADI	ADSP-2106x SHARC DSP Microcomputer Family	获取价格
ADSP-210602	ADI	High performance signal processor for communications graphics and imaging applications	获取价格
ADSP-21060C	ADI	ADSP-21060 Industrial SHARC DSP Microcomputer Family	获取价格
ADSP-21060CW-133	ADI	ADSP-21060 Industrial SHARC DSP Microcomputer Family	获取价格
ADSP-21060CW-160	ADI	ADSP-21060 Industrial SHARC DSP Microcomputer Family	获取价格
ADSP-21060CWZ-133	ADI	IC 48-BIT, 33.3 MHz, OTHER DSP, CQFP240, LEAD FREE, THERMALLY ENHANCED, METRIC, HEAT SINK,	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

ADSP21060

ADSP21060 数据手册

与ADSP21060相关器件

与ADSP21060相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADSP21060

ADSP21060 数据手册

与ADSP21060相关器件

与ADSP21060相关文章

您还可以找

您在本页遇到什么问题？