5秒后页面跳转
ADC12DL065EVAL PDF预览

ADC12DL065EVAL

更新时间: 2024-01-20 18:24:21
品牌 Logo 应用领域
美国国家半导体 - NSC 转换器
页数 文件大小 规格书
26页 1090K
描述
Dual 12-Bit, 65 MSPS, 3.3V, 360mW A/D Converter

ADC12DL065EVAL 数据手册

 浏览型号ADC12DL065EVAL的Datasheet PDF文件第2页浏览型号ADC12DL065EVAL的Datasheet PDF文件第3页浏览型号ADC12DL065EVAL的Datasheet PDF文件第4页浏览型号ADC12DL065EVAL的Datasheet PDF文件第5页浏览型号ADC12DL065EVAL的Datasheet PDF文件第6页浏览型号ADC12DL065EVAL的Datasheet PDF文件第7页 
May 2005  
ADC12DL065  
Dual 12-Bit, 65 MSPS, 3.3V, 360mW A/D Converter  
General Description  
Features  
n Single +3.3V supply operation  
n Internal sample-and-hold  
n Internal reference  
The ADC12DL065 is a dual, low power monolithic CMOS  
analog-to-digital converter capable of converting analog in-  
put signals into 12-bit digital words at 65 Megasamples per  
second (MSPS). This converter uses a differential, pipeline  
architecture with digital error correction and an on-chip  
sample-and-hold circuit to minimize power consumption  
while providing excellent dynamic performance and a 250  
MHz Full Power Bandwidth. Operating on a single +3.3V  
power supply, the ADC12DL065 achieves 11.0 effective bits  
at nyquist and consumes just 360 mW at 65 MSPS, including  
the reference current. The Power Down feature reduces  
power consumption to 36 mW.  
n Outputs 2.4V to 3.6V compatible  
n Power down mode  
n Duty Cycle Stabilizer  
n Multiplexed Output Mode  
Key Specifications  
n Resolution  
n DNL  
12 Bits  
0.4 LSB (typ)  
69 dB (typ)  
86 dB (typ)  
7 Clock Cycles  
The differential inputs provide a full scale differential input  
swing equal to 2 times VREF with the possibility of a single-  
ended input. Full use of the differential input is recom-  
mended for optimum performance. The digital outputs from  
the two ADC’s are available on a single multiplexed 12-bit  
bus or on separate buses. Duty cycle stabilization and output  
data format are selectable using a quad state function pin.  
The output data can be set for offset binary or two’s comple-  
ment.  
n SNR (fIN = 10 MHz)  
n SFDR (fIN = 10 MHz)  
n Data Latency  
n Power Consumption  
n -- Operating  
360 mW (typ)  
36 mW (typ)  
n -- Power Down Mode  
Applications  
n Ultrasound and Imaging  
n Instrumentation  
n Communications Receivers  
n Sonar/Radar  
n xDSL  
n Cable Modems  
n DSP Front Ends  
To ease interfacing to lower voltage systems, the digital  
output driver power pins of the ADC12DL065 can be con-  
nected to a separate supply voltage in the range of 2.4V to  
the analog supply voltage. This device is available in the  
64-lead TQFP package and will operate over the industrial  
temperature range of −40˚C to +85˚C. An evaluation board is  
available to ease the evaluation process.  
Connection Diagram  
20100101  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 2005 National Semiconductor Corporation  
DS201001  
www.national.com  

与ADC12DL065EVAL相关器件

型号 品牌 获取价格 描述 数据表
ADC12DL066 TI

获取价格

双通道、12 位、66MSPS、450MHz 输入带宽模数转换器 (ADC)
ADC12DL066 NSC

获取价格

Dual 12-Bit, 66 MSPS, 450 MHz Input Bandwidth A/D Converter w/Internal Reference
ADC12DL066_08 NSC

获取价格

Dual 12-Bit, 66Msps, 450MHz Input Bandwidth A/D Converter w/Internal Reference
ADC12DL066CIVS NSC

获取价格

Dual 12-Bit, 66 MSPS, 450 MHz Input Bandwidth A/D Converter w/Internal Reference
ADC12DL066CIVS/NOPB NSC

获取价格

IC DUAL 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP64, TQFP-64, Analog to Di
ADC12DL066CIVS/NOPB TI

获取价格

双通道、12 位、66MSPS、450MHz 输入带宽模数转换器 (ADC) | PAG
ADC12DL066EVAL NSC

获取价格

Dual 12-Bit, 66 MSPS, 450 MHz Input Bandwidth A/D Converter w/Internal Reference
ADC12DL080 NSC

获取价格

Dual 12-Bit, 80 MSPS, A/D Converter for IF Sampling
ADC12DL080 TI

获取价格

selecting amplifiers, adcs, and clocks for high-performance signal paths
ADC12DL080_14 TI

获取价格

Dual 12-Bit, 80 MSPS, A/D Converter for IF Sampling