AD9882A
Serial Interface Read/Write Examples
Example 1. Write to one control register
Example 3. Read from one control register
•
•
•
•
•
Start signal
•
•
•
•
•
•
•
Start signal
Slave address byte (R/ bit = LOW)
W
Slave address byte (R/ bit = LOW)
W
Base address byte
Data byte to base address
Stop signal
Base address byte
Start signal
Slave address byte (R/ bit = HIGH)
W
Example 2. Write to four consecutive control registers
Data byte from base address
Stop signal
•
•
•
•
•
•
•
•
Start signal
Slave address byte (R/ bit = LOW)
W
Example 4. Read from four consecutive control registers
Base address byte
•
•
•
•
•
•
•
•
•
•
Start signal
Data byte to base address
Data byte to (base address + 1)
Data byte to (base address + 2)
Data byte to (base address + 3)
Stop signal
Slave address byte (R/ bit = LOW)
W
Base address byte
Start signal
Slave address byte (R/ bit = HIGH)
W
Data byte from base address
Data byte from (base address + 1)
Data byte from (base address + 2)
Data byte from (base address + 3)
Stop signal
Table 53. Control of the Sync Block Muxes via the Serial Register
Mux Number(s)
Serial Bus Control Bit
Control Bit State
Result
1 and 2
0x10: Bit 3
0
1
0
1
0
1
Pass Hsync
Pass sync-on-green
Pass Vsync
Pass sync separator signal
Pass analog interface signals
Pass digital interface signals
3
0x10: Bit 0
0x0F: Bit 1
4, 5, and 6
Rev. 0 | Page 34 of 40