5秒后页面跳转
AD9814KR PDF预览

AD9814KR

更新时间: 2024-02-17 07:32:02
品牌 Logo 应用领域
亚德诺 - ADI 模拟IC信号电路光电二极管
页数 文件大小 规格书
15页 163K
描述
Complete 14-Bit CCD/CIS Signal Processor

AD9814KR 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP,针数:28
Reach Compliance Code:unknown风险等级:5.63
模拟集成电路 - 其他类型:ANALOG CIRCUITJESD-30 代码:R-PDSO-G28
JESD-609代码:e0长度:17.9 mm
湿度敏感等级:1功能数量:1
端子数量:28最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):240
认证状态:COMMERCIAL座面最大高度:2.65 mm
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:7.5 mm
Base Number Matches:1

AD9814KR 数据手册

 浏览型号AD9814KR的Datasheet PDF文件第8页浏览型号AD9814KR的Datasheet PDF文件第9页浏览型号AD9814KR的Datasheet PDF文件第10页浏览型号AD9814KR的Datasheet PDF文件第12页浏览型号AD9814KR的Datasheet PDF文件第13页浏览型号AD9814KR的Datasheet PDF文件第14页 
AD9814  
PGA Gain Registers  
There are three PGA registers for individually programming the gain in the red, green and blue channels. Bits D8, D7 and D6 in  
each register must be set low, and bits D5 through D0 control the gain range in 64 increments. See Figure 13 for a graph of the PGA  
Gain versus PGA register code. The coding for the PGA registers is straight binary, with an all “zeros” word corresponding to the  
minimum gain setting (1x) and an all “ones” word corresponding to the maximum gain setting (5.8x).  
Table IV. PGA Gain Register Settings  
D8  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
Gain (V/V)  
Gain (dB)  
Set to 0  
Set to 0  
Set to 0  
MSB  
LSB  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0*  
1
1.0  
1.013  
0.0  
0.12  
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
1
5.4  
5.8  
14.6  
15.25  
*Power-on default value.  
Offset Registers  
There are three PGA registers for individually programming the offset in the red, green and blue channels. Bits D8 through D0 con-  
trol the offset range from –300 mV to +300 mV in 512 increments. The coding for the offset registers is sign magnitude, with D8 as  
the sign bit. Table V shows the offset range as a function of the Bits D8 through D0.  
Table V. Offset Register Settings  
D8  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
Offset (mV)  
MSB  
LSB  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0*  
1
0
+1.2  
0
1
1
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
1
+300  
0
–1.2  
1
1
1
1
1
1
1
1
1
–300  
*Power-on default value.  
REV. 0  
–11–  

与AD9814KR相关器件

型号 品牌 描述 获取价格 数据表
AD9814KRRL ADI IC SPECIALTY ANALOG CIRCUIT, PDSO28, 0.300 INCH, SOIC-28, Analog IC:Other

获取价格

AD9814KRRL ROCHESTER SPECIALTY ANALOG CIRCUIT, PDSO28, 0.300 INCH, SOIC-28

获取价格

AD9814S ADI 14-Bit CCD/CIS Signal Processor

获取价格

AD9816 ADI Complete 12-Bit 6 MSPS CCD/CIS Signal Processor

获取价格

AD9816-EB ADI Complete 12-Bit 6 MSPS CCD/CIS Signal Processor

获取价格

AD9816JS ADI Complete 12-Bit 6 MSPS CCD/CIS Signal Processor

获取价格