AD9634
DIGITAL SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.0 V internal reference, DCS enabled, unless
otherwise noted.
Table 3.
Parameter
Temperature
Min
Typ
Max
Unit
DIFFERENTIAL CLOCK INPUTS (CLK+, CLK−)
Logic Compliance
CMOS/LVDS/LVPECL
Internal Common-Mode Bias
Differential Input Voltage
Input Voltage Range
Full
Full
Full
Full
Full
Full
Full
Full
0.9
3.ꢁ
V
V p-p
V
0.3
AGND
0.9
10
−22
AVDD
1.ꢀ
22
Input Common-Mode Range
V
High Level Input Current
Low Level Input Current
Input Capacitance
μA
μA
pF
kΩ
−10
ꢀ
Input Resistance
12
15
18
LOGIC INPUT (CSB)1
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
Input Resistance
Full
Full
Full
Full
Full
Full
1.22
0
50
−5
2.1
0.ꢁ
71
V
V
μA
μA
kΩ
pF
+5
2ꢁ
2
Input Capacitance
LOGIC INPUT (SCLK)2
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
Input Resistance
Full
Full
Full
Full
Full
Full
1.22
0
ꢀ5
−5
2.1
0.ꢁ
70
V
V
μA
μA
kΩ
pF
+5
2ꢁ
2
Input Capacitance
LOGIC INPUTS (SDIO)1
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
Input Resistance
Full
Full
Full
Full
Full
Full
1.22
0
ꢀ5
−5
2.1
0.ꢁ
70
V
V
μA
μA
kΩ
pF
+5
2ꢁ
5
Input Capacitance
DIGITAL OUTPUTS
LVDS Data and OR Outputs (OR+, OR−)
Differential Output Voltage (VOD), ANSI Mode
Output Offset Voltage (VOS), ANSI Mode
Differential Output Voltage (VOD), Reduced Swing Mode
Output Offset Voltage (VOS), Reduced Swing Mode
Full
Full
Full
Full
250
1.15
150
1.15
350
1.25
200
1.25
ꢀ50
1.35
280
1.35
mV
V
mV
V
1 Pull-up.
2 Pull-down.
Rev. 0 | Page ꢁ of 32