5秒后页面跳转
AD9524 PDF预览

AD9524

更新时间: 2024-01-31 00:24:53
品牌 Logo 应用领域
亚德诺 - ADI 时钟发生器
页数 文件大小 规格书
56页 863K
描述
Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs

AD9524 技术参数

Source Url Status Check Date:2013-05-01 14:56:31.078是否无铅: 含铅
是否Rohs认证: 符合生命周期:Not Recommended
包装说明:HVQCCN,针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:7.26
JESD-30 代码:S-XQCC-N48JESD-609代码:e3
长度:7 mm端子数量:48
最高工作温度:85 °C最低工作温度:-40 °C
最大输出时钟频率:1000 MHz封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE主时钟/晶体标称频率:250 MHz
座面最大高度:1 mm最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD宽度:7 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

AD9524 数据手册

 浏览型号AD9524的Datasheet PDF文件第2页浏览型号AD9524的Datasheet PDF文件第3页浏览型号AD9524的Datasheet PDF文件第4页浏览型号AD9524的Datasheet PDF文件第6页浏览型号AD9524的Datasheet PDF文件第7页浏览型号AD9524的Datasheet PDF文件第8页 
Data Sheet  
AD9524  
Parameter  
Min Typ  
Max  
Unit Test Conditions/Comments  
CLOCK OUTPUT DRIVERS—LOWER POWER MODE ON  
LVDS Mode, 7 mA  
Channel x control register, Bit 4 = 1  
VDD3_OUT[x:y],1 Supply Voltage Clock Output Drivers  
VDD3_OUT[x:y],1 Supply Voltage Clock Output Drivers  
LVDS Mode, 3.5 mA  
10  
27  
10.8  
29.8  
mA  
mA  
f = 122.88 MHz  
f = 983.04 MHz  
VDD3_OUT[x:y],1 Supply Voltage Clock Output Drivers  
VDD3_OUT[x:y],1 Supply Voltage Clock Output Drivers  
LVPECL Compatible Mode  
6.5  
23  
7.5  
26.3  
mA  
mA  
f = 122.88 MHz  
f = 983.04 MHz  
VDD3_OUT[x:y],1 Supply Voltage Clock Output Drivers  
VDD3_OUT[x:y],1 Supply Voltage Clock Output Drivers  
HSTL Mode, 16 mA  
11  
28  
12.4  
31.2  
mA  
mA  
f = 122.88 MHz  
f = 983.04 MHz  
VDD3_OUT[x:y],1 Supply Voltage Clock Output Drivers  
VDD3_OUT[x:y],1 Supply Voltage Clock Output Drivers  
HSTL Mode, 8 mA  
20  
50  
24.3  
59.1  
mA  
mA  
f = 122.88 MHz  
f = 983.04 MHz  
VDD3_OUT[x:y],1 Supply Voltage Clock Output Drivers  
VDD3_OUT[x:y],1 Supply Voltage Clock Output Drivers  
11  
27  
12.7  
31.8  
mA  
mA  
f = 122.88 MHz  
f = 983.04 MHz  
1
OUT0  
x and y are the pair of differential outputs that share the same power supply. For example, VDD3_OUT[0:1] is Supply Voltage Clock Output OUT0,  
OUT1  
(Pin 41 and Pin 40,  
respectively) and Supply Voltage Clock Output OUT1,  
(Pin 38 and Pin 37, respectively).  
2 The current for Pin 34 (VDD1.8_OUT[0:3]) is 2× that of the other VDD1.8_OUT[x:y] pairs.  
Rev. D | Page 5 of 56  
 

与AD9524相关器件

型号 品牌 描述 获取价格 数据表
AD9524BCPZ ADI 6 Output, Dual Loop Clock Generator

获取价格

AD9524BCPZ-REEL7 ADI 6 Output, Dual Loop Clock Generator

获取价格

AD9525 ADI Low Jitter Clock Generator with Eight LVPECL Outputs

获取价格

AD9525/PCBZ ADI Low Jitter Clock Generator with Eight LVPECL Outputs

获取价格

AD9525/PCBZ-VCO ADI Low Jitter Clock Generator with Eight LVPECL Outputs

获取价格

AD9525BCPZ ADI Low Jitter Clock Generator with Eight LVPECL Outputs

获取价格