AD9520-5
TIMING CHARACTERISTICS
Table 5.
Parameter
Min Typ
Max
Unit
Test Conditions/Comments
LVPECL OUTPUT RISE/FALL TIMES
Output Rise Time, tRP
Termination = 50 Ω to VS_DRV − 2 V
130
170
ps
20% to 80%, measured differentially (rise/fall
times are independent of VS and are valid for
VS_DRV = 3.3 V and 2.5 V)
Output Fall Time, tFP
130
170
ps
80% to 20%, measured differentially (rise/fall
times are independent of VS and are valid for
VS_DRV = 3.3 V and 2.5 V)
PROPAGATION DELAY, tPECL, CLK-TO-LVPECL OUTPUT
For All Divide Values
850
800
1050 1280 ps
High frequency clock distribution configuration
Clock distribution configuration
970
1.0
1180 ps
ps/°C
Variation with Temperature
OUTPUT SKEW, LVPECL OUTPUTS1
LVPECL Outputs That Share the Same Divider
Termination = 50 Ω to VS_DRV − 2 V
VS_DRV = 3.3 V
VS_DRV = 2.5 V
VS_DRV = 3.3 V
VS_DRV = 2.5 V
5
5
5
5
16
20
45
60
190
ps
ps
ps
ps
ps
LVPECL Outputs on Different Dividers
All LVPECL Outputs Across Multiple Parts
CMOS OUTPUT RISE/FALL TIMES
Output Rise Time, tRC
VS_DRV = 3.3 V and 2.5 V
Termination = open
750
715
965
890
960
890
1280 ps
1100 ps
ps
ps
20% to 80%; CLOAD = 10 pF; VS_DRV = 3.3 V
80% to 20%; CLOAD = 10 pF; VS_DRV = 3.3 V
20% to 80%; CLOAD = 10 pF; VS_DRV = 2.5 V
80% to 20%; CLOAD = 10 pF; VS_DRV = 2.5 V
Clock distribution configuration
VS_DRV = 3.3 V
Output Fall Time, tFC
Output Rise Time, tRC
Output Fall Time, tFC
PROPAGATION DELAY, tCMOS, CLK-TO-CMOS OUTPUT
For All Divide Values
2.1
2.75
3.35
2
3.55
ns
ns
VS_DRV = 2.5 V
Variation with Temperature
ps/°C VS_DRV = 3.3 V and 2.5 V
OUTPUT SKEW, CMOS OUTPUTS1
CMOS Outputs That Share the Same Divider
7
85
ps
ps
ps
ps
ps
ps
VS_DRV = 3.3 V
VS_DRV = 2.5 V
VS_DRV = 3.3 V
VS_DRV = 2.5 V
VS_DRV = 3.3 V
VS_DRV = 2.5 V
10
10
10
105
240
285
600
620
All CMOS Outputs on Different Dividers
All CMOS Outputs Across Multiple Parts
OUTPUT SKEW, LVPECL-TO-CMOS OUTPUT1
Outputs That Share the Same Divider
Outputs That Are on Different Dividers
All settings identical; different logic type
LVPECL to CMOS on same part
LVPECL to CMOS on same part
1.18 1.76
1.20 1.78
2.48
2.50
ns
ns
1 The output skew is the difference between any two similar delay paths while operating at the same voltage and temperature.
Rev. 0 | Page 8 of 80