Octal LNA/VGA/AAF/ADC
and Crosspoint Switch
AD9271
Preliminary Technical Data
The LNA has a single-ended-to-differential gain that is selectable
through the SPI. The LNA input noise is typically 1.2 nV/√Hz,
FEATURES
8 channels of LNA, VGA, AAF, and ADC
Low noise preamplifier (LNA)
Input-referred noise = 1.2 nV/√Hz @ 7.5 MHz typical
SPI-programmable gain = 14 dB/15.6 dB/18 dB
Single-ended input; VIN maximum = 400 mV p-p/
333 mV p-p/250 mV p-p
Dual mode, active input impedance match
Bandwidth (BW) > 70 MHz
FUNCTIONAL BLOCK DIAGRAM
LOSW-A
AD9271
LO-A
12-BIT
LI-A
DOUT + A
DOUT – A
SERIAL
LVDS
LNA
LNA
LNA
LNA
LNA
LNA
LNA
LNA
VGA
VGA
PIPELINE
ADC
LG-A
Full-scale (FS) output = 2 V p-p diff
Variable gain amplifier (VGA)
Gain range = −6 dB to +24 dB
AAF
AAF
AAF
AAF
AAF
AAF
AAF
AAF
LOSW-B
LO-B
12-BIT
PIPELINE
ADC
LI-B
DOUT + B
DOUT – B
SERIAL
LVDS
Linear-in-dB gain control
LG-B
LOSW-C
LO-C
Antialiasing filter (AAF)
3rd-order Butterworth cutoff
12-BIT
PIPELINE
ADC
LI-C
DOUT + C
DOUT – C
SERIAL
LVDS
VGA
VGA
Programmable from 8 MHz to 18 MHz
Analog-to-digital converter (ADC)
12 bits at 10 MSPS to 50 MSPS
SNR = 70 dB
SFDR = 80 dB
Serial LVDS (ANSI-644, IEEE 1596.3 reduced range link)
Data and frame clock outputs
Includes crosspoint switch to support
continuous wave (CW) Doppler
Low power, 150 mW/channel at 12 bits/40 MSPS (TGC)
60 mW/channel in CW Doppler
Single 1.8 V supply (3.3 V supply for CW Doppler output bias)
Flexible power-down modes
Overload recovery in <10 ns
LG-C
LOSW-D
LO-D
12-BIT
PIPELINE
ADC
LI-D
DOUT + D
DOUT – D
SERIAL
LVDS
LG-D
LOSW-E
LO-E
12-BIT
PIPELINE
ADC
LI-E
DOUT + E
DOUT – E
SERIAL
LVDS
VGA
LG-E
LOSW-F
LO-F
12-BIT
PIPELINE
ADC
LI-F
DOUT + F
DOUT – F
SERIAL
LVDS
VGA
VGA
LG-F
LOSW-G
LO-G
12-BIT
PIPELINE
ADC
LI-G
DOUT + G
DOUT – G
SERIAL
LVDS
LG-G
Fast recovery from low power standby mode, <2 μs
100-pin TQFP
LO-H
LOSW-H
LI-H
12-BIT
PIPELINE
ADC
DOUT + H
DOUT – H
SERIAL
LVDS
VGA
LG-H
APPLICATIONS
gm
6
Medical imaging/ultrasound
Automotive radar
FCO+
FCO–
DCO+
DCO–
REFERENCE
SWITCH
ARRAY
GENERAL DESCRIPTION
The AD9271 is designed for low cost, low power, small size, and
ease of use. It contains eight channels of a variable gain amplifier
(VGA) with low noise preamplifier (LNA); an antialiasing filter
(AAF); and a 12-bit, 10 MSPS to 50 MSPS analog-to-digital
converter (ADC).
Figure 1.Block Diagram
Each channel features a variable gain range of 30 dB, a fully
differential signal path, an active input preamplifier termination, a
maximum gain of up to 40 dB, and an ADC with a conversion
rate of up to 50 MSPS. The channel is optimized for dynamic
performance and low power in applications where a small
package size is critical.
and the combined input-referred noise of the entire channel
is 1.4 nV/√Hz at maximum gain. Assuming a 15 MHz noise
bandwidth (NBW) and a 15.6 dB LNA gain, the input SNR is
roughly 86 dB. In CW Doppler mode, the LNA output drives a
transconductance amp that is switched through an 8 × 6,
differential crosspoint switch. The switch is programmable
through the SPI.
Rev. PrA
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
©2007 Analog Devices, Inc. All rights reserved.
5秒后页面跳转
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
意法半导体发布第四代SiC技术，助力电动汽车电驱
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
