Octal LNA/VGA/AAF/ADC
and Crosspoint Switch
AD9272
FUNCTIONAL BLOCK DIAGRAM
FEATURES
8 channels of LNA, VGA, AAF, and ADC
Low noise preamplifier (LNA)
Input-referred noise voltage = 0.75 nV/√Hz
(gain = 21.3 dB) @ 5 MHz typical
SPI-programmable gain = 15.6 dB/17.9 dB/21.3 dB
Single-ended input; VIN maximum = 733 mV p-p/
550 mV p-p/367 mV p-p
Dual-mode active input impedance matching
Bandwidth (BW) > 100 MHz
Full-scale (FS) output = 4.4 V p-p differential
Variable gain amplifier (VGA)
Attenuator range = −42 dB to 0 dB
SPI-programmable PGA gain = 21 dB/24 dB/27 dB/30 dB
Linear-in-dB gain control
Antialiasing filter (AAF)
Programmable 2nd-order low-pass filter (LPF) from
8 MHz to 18 MHz
Programmable high-pass filter (HPF)
Analog-to-digital converter (ADC)
12 bits at 10 MSPS to 80 MSPS
SNR = 70 dB
SFDR = 75 dB
Serial LVDS (ANSI-644, IEEE 1596.3 reduced range link)
Data and frame clock outputs
Includes an 8 × 8 differential crosspoint switch to support
continuous wave (CW) Doppler
Low power, 195 mW per channel at 12 bits/40 MSPS (TGC)
120 mW per channel in CW Doppler
Flexible power-down modes
LOSW-A
LO-A
AD9272
LI-A
12-BIT
ADC
DOUTA+
DOUTA–
SERIAL
LVDS
LNA
LNA
LNA
LNA
LNA
LNA
LNA
LNA
VGA
VGA
LG-A
AAF
AAF
AAF
AAF
AAF
AAF
AAF
AAF
LOSW-B
LO-B
LI-B
12-BIT
ADC
DOUTB+
DOUTB–
SERIAL
LVDS
LG-B
LOSW-C
LO-C
LI-C
12-BIT
ADC
DOUTC+
DOUTC–
SERIAL
LVDS
VGA
VGA
LG-C
LOSW-D
LO-D
LI-D
12-BIT
ADC
DOUTD+
DOUTD–
SERIAL
LVDS
LG-D
LOSW-E
LO-E
LI-E
DOUTE+
DOUTE–
12-BIT
ADC
SERIAL
LVDS
VGA
LG-E
LOSW-F
LO-F
LI-F
DOUTF+
DOUTF–
12-BIT
ADC
SERIAL
LVDS
VGA
VGA
LG-F
LOSW-G
LO-G
LI-G
DOUTG+
DOUTG–
12-BIT
ADC
SERIAL
LVDS
LG-G
LOSW-H
LO-H
LI-H
12-BIT
ADC
DOUTH+
DOUTH–
SERIAL
LVDS
VGA
LG-H
FCO+
Overload recovery in <10 ns
Fast recovery from low power standby mode, <2 μs
100-lead TQFP
FCO–
DCO+
DCO–
REFERENCE
SWITCH
ARRAY
APPLICATIONS
Medical imaging/ultrasound
Automotive radar
GENERAL DESCRIPTION
Figure 1.
The AD9272 is designed for low cost, low power, small size, and
ease of use. It contains eight channels of a low noise preamplifier
(LNA) with a variable gain amplifier (VGA), an antialiasing
filter (AAF), and a 12-bit, 10 MSPS to 80 MSPS analog-to-
digital converter (ADC).
The LNA has a single-ended-to-differential gain that is selectable
through the SPI. The LNA input-referred noise voltage is typically
0.75 nV/√Hz at a gain of 21.3 dB, and the combined input-referred
noise voltage of the entire channel is 0.85 nV/√Hz at maximum
gain. Assuming a 15 MHz noise bandwidth (NBW) and a 21.3 dB
LNA gain, the input SNR is about 92 dB. In CW Doppler mode,
the LNA output drives a transconductance amp that is switched
through an 8 × 8 differential crosspoint switch. The switch is
programmable through the SPI.
Each channel features a variable gain range of 42 dB, a fully
differential signal path, an active input preamplifier termination, a
maximum gain of up to 52 dB, and an ADC with a conversion
rate of up to 80 MSPS. The channel is optimized for dynamic
performance and low power in applications where a small
package size is critical.
Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
©2009 Analog Devices, Inc. All rights reserved.
5秒后页面跳转
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
意法半导体发布第四代SiC技术，助力电动汽车电驱
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
