5秒后页面跳转
AD9257-65EBZ PDF预览

AD9257-65EBZ

更新时间: 2024-10-28 12:20:47
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
40页 1252K
描述
Octal, 14-Bit, 40/65 MSPS, Serial LVDS

AD9257-65EBZ 数据手册

 浏览型号AD9257-65EBZ的Datasheet PDF文件第2页浏览型号AD9257-65EBZ的Datasheet PDF文件第3页浏览型号AD9257-65EBZ的Datasheet PDF文件第4页浏览型号AD9257-65EBZ的Datasheet PDF文件第5页浏览型号AD9257-65EBZ的Datasheet PDF文件第6页浏览型号AD9257-65EBZ的Datasheet PDF文件第7页 
Octal, 14-Bit, 40/65 MSPS, Serial LVDS,  
1.8 V Analog-to-Digital Converter  
Data Sheet  
AD9257  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
AVDD  
PDWN  
ADC  
ADC  
ADC  
ADC  
ADC  
ADC  
ADC  
ADC  
DRVDD  
Low power: 55 mW per channel at 65 MSPS with scalable  
power options  
SNR = 75.5 dB (to Nyquist)  
AD9257  
14  
14  
14  
14  
14  
14  
14  
14  
D+ A  
D– A  
VIN+ A  
VIN– A  
SERIAL  
LVDS  
SFDR = 91.6 dBc (to Nyquist)  
D+ B  
D– B  
VIN+ B  
VIN– B  
SERIAL  
LVDS  
DNL = 0.6 LSB (typical), INL = 1.1 LSB (typical)  
Serial LVDS (ANSI-644, default)  
Low power, reduced signal option (similar to IEEE 1596.3)  
Data and frame clock outputs  
650 MHz full power analog bandwidth  
2 V p-p input voltage range  
D+ C  
D– C  
VIN+ C  
VIN– C  
SERIAL  
LVDS  
D+ D  
D– D  
VIN+ D  
VIN– D  
SERIAL  
LVDS  
D+ E  
D– E  
1.8 V supply operation  
Serial port control  
VIN+ E  
VIN– E  
SERIAL  
LVDS  
Full chip and individual channel power-down modes  
Flexible bit orientation  
Built-in and custom digital test pattern generation  
Programmable clock and data alignment  
Programmable output resolution  
Standby mode  
D+ F  
D– F  
VIN+ F  
VIN– F  
SERIAL  
LVDS  
D+ G  
D– G  
VIN+ G  
VIN– G  
SERIAL  
LVDS  
D+ H  
D– H  
VIN+ H  
VIN– H  
SERIAL  
LVDS  
APPLICATIONS  
VREF  
FCO+  
FCO–  
SENSE  
1.0V  
Medical imaging and nondestructive ultrasound  
Portable ultrasound and digital beam-forming systems  
Quadrature radio receivers  
DATA  
RATE  
MULTIPLIER  
VCM  
REF  
SELECT  
SERIAL PORT  
INTERFACE  
DCO+  
DCO–  
SYNC  
Diversity radio receivers  
RBIAS  
AGND  
CSB SDIO/ SCLK/  
CLK+ CLK–  
Optical networking  
DFS  
DTP  
Test equipment  
Figure 1.  
GENERAL DESCRIPTION  
alignment and programmable digital test pattern generation. The  
available digital test patterns include built-in deterministic and  
pseudorandom patterns, along with custom user-defined test  
patterns entered via the serial port interface (SPI).  
The AD9257 is an octal, 14-bit, 40 MSPS and 65 MSPS analog-  
to-digital converter (ADC) with an on-chip sample-and-hold  
circuit designed for low cost, low power, small size, and ease of  
use. The product operates at a conversion rate of up to 65 MSPS  
and is optimized for outstanding dynamic performance and low  
power in applications where a small package size is critical.  
The AD9257 is available in an RoHS-compliant, 64-lead LFCSP.  
It is specified over the industrial temperature range of −40°C  
to +85°C. This product is protected by a U.S. patent.  
The ADC requires a single 1.8 V power supply and LVPECL-/  
CMOS-/LVDS-compatible sample rate clock for full performance  
operation. No external reference or driver components are  
required for many applications.  
PRODUCT HIGHLIGHTS  
1. Small Footprint. Eight ADCs are contained in a small,  
space-saving package.  
The ADC automatically multiplies the sample rate clock for the  
appropriate LVDS serial data rate. A data clock output (DCO) for  
capturing data on the output and a frame clock output (FCO) for  
signaling a new output byte are provided. Individual channel  
power-down is supported and typically consumes less than  
2 mW when all channels are disabled.  
2. Low Power of 55 mW/Channel at 65 MSPS with Scalable  
Power Options.  
3. Ease of Use. A data clock output (DCO) is provided that  
operates at frequencies of up to 455 MHz and supports  
double data rate (DDR) operation.  
4. User Flexibility. The SPI control offers a wide range of  
flexible features to meet specific system requirements.  
5. Pin Compatible with the AD9637 (12-Bit Octal ADC).  
The ADC contains several features designed to maximize flexibility  
and minimize system cost, such as programmable clock and data  
Rev. 0  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.461.3113  
www.analog.com  
©2011 Analog Devices, Inc. All rights reserved.  
 

与AD9257-65EBZ相关器件

型号 品牌 获取价格 描述 数据表
AD9257BCPZ-40 ADI

获取价格

Octal, 14-Bit, 40/65 MSPS, Serial LVDS
AD9257BCPZ-65 ADI

获取价格

Octal, 14-Bit, 40/65 MSPS, Serial LVDS
AD9257BCPZRL7-40 ADI

获取价格

Octal, 14-Bit, 40/65 MSPS, Serial LVDS
AD9257BCPZRL7-65 ADI

获取价格

Octal, 14-Bit, 40/65 MSPS, Serial LVDS
AD9257S ADI

获取价格

8通道、14位、65 MSPS串行LVDS 1.8 V模数转换器
AD9258 ADI

获取价格

14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9258-105EBZ ADI

获取价格

Analog-to-Digital Converter (ADC)
AD9258-105EBZ1 ADI

获取价格

14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9258-125EBZ ADI

获取价格

Analog-to-Digital Converter (ADC)
AD9258-125EBZ1 ADI

获取价格

14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)