12-Bit, 80 MSPS, 3 V A/D Converter
AD9236
FUNCTIONAL BLOCK DIAGRAM
FEATURES
AVDD
DRVDD
Single 3 V supply operation (2.7 V to 3.6 V)
SNR = 70.4 dBc to Nyquist
AD9236
SFDR = 87.8 dBc to Nyquist
Low power: 366 mW
VIN+
VIN–
8-STAGE
MDAC1
A/D
3
SHA
1 1/2-BIT PIPELINE
Differential input with 500 MHz bandwidth
On-chip reference and sample-and-hold
DNL = 0.4 LSB
Flexible analog input: 1 V p-p to 2 V p-p range
Offset binary or twos complement data format
Clock duty cycle stabilizer
4
16
A/D
REFT
REFB
CORRECTION LOGIC
OTR
12
OUTPUT BUFFERS
D11 (MSB)
D0 (LSB)
VREF
APPLICATIONS
SENSE
CLOCK
0.5V
MODE
SELECT
DUTY CYCLE
STABILIZER
High end medical imaging equipment
IF sampling in communications receivers:
WCDMA, CDMA-One, CDMA-2000
Battery-powered instruments
Hand-held scopemeters
REF
SELECT
AGND
CLK
PDWN MODE DGND
03066-0-001
Figure 1. Functional Block Diagram
Low cost digital oscilloscopes
DTV subsystems
presented in straight binary or twos complement formats. An
out-of-range (OTR) signal indicates an overflow condition that
can be used with the most significant bit to determine low or
high overflow. Fabricated on an advanced CMOS process, the
AD9236 is available in a 28-lead TSSOP and a 32-lead LFCSP
and is specified over the industrial temperature range
(–40°C to +85°C).
GENERAL DESCRIPTION
The AD9236 is a monolithic, single 3 V supply, 12-bit, 80 MSPS
analog-to-digital converter featuring a high performance sam-
ple-and-hold amplifier (SHA) and voltage reference. The
AD9236 uses a multistage differential pipelined architecture
with output error correction logic to provide 12-bit accuracy at
80 MSPS and guarantee no missing codes over the full operat-
ing temperature range.
PRODUCT HIGHLIGHTS
1. The AD9236 operates from a single 3 V power supply and
features a separate digital output driver supply to accommo-
date 2.5 V and 3.3 V logic families.
The wide bandwidth, truly differential SHA allows a variety of
user-selectable input ranges and common modes, including
single-ended applications. It is suitable for multiplexed systems
that switch full-scale voltage levels in successive channels and
for sampling single-channel inputs at frequencies well beyond
the Nyquist rate. Combined with power and cost savings over
previously available analog-to-digital converters, the AD9236 is
suitable for applications in communications, imaging, and
medical ultrasound.
2. Operating at 80 MSPS, the AD9236 consumes a low 366 mW.
3. The patented SHA input maintains excellent performance for
input frequencies up to 100 MHz, and can be configured for
single-ended or differential operation.
4. The AD9236 is pin compatible with the AD9215, AD9235,
and AD9245. This allows a simplified migration from 10 bits
to 14 bits and 20 MSPS to 80 MSPS.
5. The DCS maintains overall ADC performance over a wide
range of clock pulsewidths.
A single-ended clock input is used to control all internal con-
version cycles. A duty cycle stabilizer (DCS) compensates for
wide variations in the clock duty cycle while maintaining excel-
lent overall ADC performance. The digital output data is
6. The OTR output bit indicates when the signal is beyond the
selected input range.
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.326.8703
www.analog.com
© 2003 Analog Devices, Inc. All rights reserved.
5秒后页面跳转
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
意法半导体发布第四代SiC技术，助力电动汽车电驱
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
