5秒后页面跳转
AD7172-2BRUZ PDF预览

AD7172-2BRUZ

更新时间: 2024-02-05 04:02:55
品牌 Logo 应用领域
亚德诺 - ADI 光电二极管转换器
页数 文件大小 规格书
61页 1139K
描述
True rail-to-rail analog and reference input buffers

AD7172-2BRUZ 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active包装说明:TSSOP,
针数:24Reach Compliance Code:compliant
风险等级:2.29最大模拟输入电压:2.5 V
最小模拟输入电压:-2.5 V转换器类型:ADC, DELTA-SIGMA
JESD-30 代码:R-PDSO-G24长度:7.8 mm
最大线性误差 (EL):0.0005%模拟输入通道数量:4
位数:24功能数量:1
端子数量:24最高工作温度:105 °C
最低工作温度:-40 °C输出位码:BINARY, OFFSET BINARY
输出格式:SERIAL封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):NOT SPECIFIED
采样速率:0.03125 MHz座面最大高度:1.2 mm
标称供电电压:3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

AD7172-2BRUZ 数据手册

 浏览型号AD7172-2BRUZ的Datasheet PDF文件第2页浏览型号AD7172-2BRUZ的Datasheet PDF文件第3页浏览型号AD7172-2BRUZ的Datasheet PDF文件第4页浏览型号AD7172-2BRUZ的Datasheet PDF文件第6页浏览型号AD7172-2BRUZ的Datasheet PDF文件第7页浏览型号AD7172-2BRUZ的Datasheet PDF文件第8页 
AD7172-2  
Data Sheet  
SPECIFICATIONS  
AVDD1 = 3.0 V to 5.5 V, AVDD2 = IOVDD = 2 V to 5.5 V, AVSS = DGND = 0 V, REF+ = 2.5 V, REF− = AVSS,  
MCLK = internal master clock = 2 MHz, TA = TMIN to TMAX (−40°C to +105°C), unless otherwise noted.  
Table 1.  
Parameter  
Test Conditions/Comments  
Min  
Typ  
Max  
Unit  
ADC SPEED AND PERFORMANCE  
Output Data Rate (ODR)  
No Missing Codes1  
Resolution  
1.25  
24  
31,250  
SPS  
Bits  
Excluding sinc3 filter ≥ 15 kSPS  
See Table 6 and Table 7  
Noise  
See Table 6 and Table 7  
ACCURACY  
Integral Nonlinearity (INL)  
Offset Error2  
Offset Drift  
Gain Error2  
2
5
ppm of FSR  
µV  
nV/°C  
ppm of FSR  
ppm/°C  
Internal short  
Internal short  
AVDD1 = 5 V  
40  
65  
5
45  
0.5  
Gain Drift  
0.2  
REJECTION  
Power Supply Rejection  
Common-Mode Rejection  
At DC  
AVDD1, AVDD2, VIN = 1 V  
VIN = 0.1 V  
98  
dB  
95  
120  
dB  
dB  
At 50 Hz, 60 Hz1  
20 Hz output data rate (postfilter), 50 Hz  
1 Hz and 60 Hz 1 Hz  
50 Hz 1 Hz and 60 Hz 1 Hz  
Normal Mode Rejection1  
Internal clock, 20 SPS ODR (postfilter)  
External clock, 20 SPS ODR (postfilter)  
71  
85  
90  
90  
dB  
dB  
ANALOG INPUTS  
Differential Input Range  
Absolute Voltage Limits1  
Input Buffers Disabled  
Input Buffers Enabled  
Analog Input Current  
Input Buffers Disabled  
Input Current  
VREF = (REF+) − (REF−)  
VREF  
V
AVSS − 0.05  
AVSS  
AVDD1 + 0.05  
AVDD1  
V
V
6
µA/V  
Input Current Drift  
External clock  
Internal clock ( 2.5% clock)  
75  
0.5  
pA/V/°C  
nA/V/°C  
Input Buffers Enabled  
Input Current  
5
nA  
Input Current Drift  
Crosstalk  
0.1  
−120  
nA/°C  
dB  
1 kHz input  
INTERNAL REFERENCE  
Output Voltage  
100 nF external capacitor to AVSS  
REFOUT, with respect to AVSS  
REFOUT, TA = 25°C  
2.5  
V
Initial Accuracy3  
−0.12  
−10  
+0.12  
% of V  
Temperature Coefficient1  
0°C to 105°C  
2
3
5
10  
+10  
ppm/°C  
ppm/°C  
mA  
−40°C to +105°C  
Reference Load Current, ILOAD  
Power Supply Rejection  
Load Regulation  
AVDD1, AVDD2 (line regulation)  
∆VOUT/∆ILOAD  
eN, 0.1 Hz to 10 Hz, 2.5 V reference  
eN, 1 kHz, 2.5 V reference  
100 nF REFOUT capacitor  
90  
50  
4.5  
215  
200  
25  
dB  
ppm/mA  
µV rms  
nV/√Hz  
µs  
Voltage Noise  
Voltage Noise Density  
Turn On Settling Time  
Short-Circuit Current, ISC  
mA  
Rev. A | Page 4 of 60  
 

与AD7172-2BRUZ相关器件

型号 品牌 描述 获取价格 数据表
AD7172-2BRUZ-RL ADI True rail-to-rail analog and reference input buffers

获取价格

AD7172-2BRUZ-RL7 ADI True rail-to-rail analog and reference input buffers

获取价格

AD7172-4 ADI ADC with True Rail-to-Rail Buffers

获取价格

AD7172-4_17 ADI ADC with True Rail-to-Rail Buffers

获取价格

AD7172-4BCPZ ADI Low Power,  with 4- or 8-channel, 24-bit, 31.

获取价格

AD7172-4BCPZ-RL ADI Low Power,  with 4- or 8-channel, 24-bit, 31.

获取价格