AD7170
SPECIFICATIONS
VDD = 2.7 V to 5.25 V, VREF = VDD, GND = 0 V, all specifications TMIN to TMAX, unless otherwise noted.
Table 1.
AD7170B1
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
ADC CHANNEL
Output Data Rate (fADC
No Missing Codes2
Noise Free Resolution
Resolution Peak-to-Peak (p-p)
Effective Resolution (ENOB)
RMS Noise
)
125
Hz
Bits
Bits
Bits
Bits
μV
LSB
Settling time = 3/fADC
12
12
12
12
VINx = 0 V, VREF = VDD
VINx = 0 V, VREF = VDD
VINx = 0 V, VREF = VDD
VINx = 0 V, VREF = VDD
See Table 6
0.1
Integral Nonlinearity
Offset Error
200
μV
Offset Error Drift vs. Temperature
Full-Scale Error
Gain Drift vs. Temperature
Power Supply Rejection
ANALOG INPUTS
250
nV/°C
% of FS
LSB/°C
dB
0.015
0.07
85
VINx = 1 V
Differential Input Voltage Range
Absolute AINx Voltage Limits2
Average Input Current2
VREF
400
V
V
nA/V
VREF = REFIN(+) − REFIN(−)
GND − 0.03
VDD + 0.03
Input current varies with input
voltage
Average Input Current Drift
DC Common-Mode Rejection
REFERENCE
60
90
pA/V/°C
dB
VINx = 1 V
External REFIN Voltage
VDD
V
REFIN = REFIN(+) − REFIN(−)
Reference Voltage Range2
Absolute REFIN Voltage Limits2
Average Reference Input Current
Average Reference Input Current
Drift
0.5
GND − 0.03
VDD
VDD + 0.03
V
V
400
0.15
nA/V
nA/V/°C
DC Common-Mode Rejection
INTERNAL CLOCK
Frequency2
110
dB
64 − 5%
64 + 5%
kHz
LOGIC INPUTS
SCLK, PDRST2
Input Low Voltage, VINL
0.4
0.8
V
V
V
V
VDD = 3 V
VDD = 5 V
VDD = 3 V
VDD = 5 V
Input High Voltage, VINH
1.8
2.4
SCLK (Schmitt-Triggered Input)2
Hysteresis
100
140
2
mV
mV
ꢀA
pF
VDD = 3 V
VDD = 5 V
VIN = VDD or GND
All digital inputs
Input Currents
Input Capacitance
5
Rev. 0 | Page 3 of 16