5秒后页面跳转
AD5621AKSZ-REEL7 PDF预览

AD5621AKSZ-REEL7

更新时间: 2024-01-15 09:37:27
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
24页 466K
描述
2.7 V to 5.5 V, <100 μA, 8-/10-/12-Bit nanoDAC, SPI Interface in LFCSP and SC70

AD5621AKSZ-REEL7 数据手册

 浏览型号AD5621AKSZ-REEL7的Datasheet PDF文件第1页浏览型号AD5621AKSZ-REEL7的Datasheet PDF文件第2页浏览型号AD5621AKSZ-REEL7的Datasheet PDF文件第3页浏览型号AD5621AKSZ-REEL7的Datasheet PDF文件第5页浏览型号AD5621AKSZ-REEL7的Datasheet PDF文件第6页浏览型号AD5621AKSZ-REEL7的Datasheet PDF文件第7页 
AD5601/AD5611/AD5621  
Data Sheet  
A Grade  
Min Typ  
B Grade  
Min Typ  
Parameter  
Max  
Max  
Unit  
Test Conditions/Comments  
POWER REQUIREMENTS  
VDD  
2.7  
5.5  
2.7  
5.5  
V
All digital inputs at 0 V or VDD  
IDD for Normal Mode  
DAC active and excluding load  
current  
VDD  
VDD  
=
=
4.5 V to 5.5 V  
2.7 V to 3.6 V  
75  
60  
100  
90  
75  
60  
100  
90  
µA  
µA  
VIH = VDD and VIL = GND  
VIH = VDD and VIL = GND  
VIH = VDD and VIL = GND  
VIH = VDD and VIL = GND  
VIH = VDD and VIL = GND  
IDD for All Power-Down Modes  
VDD  
VDD  
=
=
4.5 V to 5.5 V  
2.7 V to 3.6 V  
0.5  
0.2  
0.5  
0.2  
µA  
µA  
POWER EFFICIENCY  
IOUT/IDD  
96  
96  
%
ILOAD = 2 mA and VDD = 5 V  
1 Linearity calculated using a reduced code range: AD5621 from Code 64 to Code 4032; AD5611 from Code 16 to Code 1008; AD5601 from Code 4 to Code 252.  
2 Guaranteed by design and characterization, not production tested.  
3 Total current flowing into all pins.  
TIMING CHARACTERISTICS  
VDD = 2.7 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted. See Figure 2.  
Table 3.  
Parameter  
Limit1  
33  
5
5
10  
5
Unit  
Test Conditions/Comments  
SCLK cycle time  
SCLK high time  
SCLK low time  
SYNC to SCLK falling edge setup time  
Data setup time  
2
t1  
ns min  
ns min  
ns min  
ns min  
ns min  
ns min  
ns min  
ns min  
ns min  
t2  
t3  
t4  
t5  
t6  
t7  
t8  
t9  
4.5  
0
Data hold time  
SCLK falling edge to SYNC rising edge  
Minimum SYNC high time  
SYNC rising edge to next SCLK falling edge ignored  
20  
13  
1 All input signals are specified with tr = tf = 1 ns/V (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2.  
2 Maximum SCLK frequency is 30 MHz.  
t4  
t2  
t1  
t9  
SCLK  
SYNC  
t8  
t3  
t7  
t6  
t5  
D15  
D14  
D2  
D1  
D0  
D15  
D14  
SDIN  
Figure 2. Timing Diagram  
Rev. G | Page 4 of 24  
 
 

与AD5621AKSZ-REEL7相关器件

型号 品牌 描述 获取价格 数据表
AD5621BKS ADI 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package

获取价格

AD5621BKS-500RL7 ADI IC,D/A CONVERTER,SINGLE,12-BIT,CMOS,TSSOP,6PIN

获取价格

AD5621BKS-REEL ADI IC,D/A CONVERTER,SINGLE,12-BIT,CMOS,TSSOP,6PIN

获取价格

AD5621BKS-REEL7 ADI IC,D/A CONVERTER,SINGLE,12-BIT,CMOS,TSSOP,6PIN

获取价格

AD5621BKSZ-500RL7 ADI 2.7 V to 5.5 V, <100 μA, 8-/10-/12-Bit nanoD

获取价格

AD5621BKSZ-REEL7 ADI 2.7 V to 5.5 V, <100 μA, 8-/10-/12-Bit nanoD

获取价格