AD5601/AD5611/AD5621
Data Sheet
A Grade
Min Typ
B Grade
Min Typ
Parameter
Max
Max
Unit
Test Conditions/Comments
POWER REQUIREMENTS
VDD
2.7
5.5
2.7
5.5
V
All digital inputs at 0 V or VDD
IDD for Normal Mode
DAC active and excluding load
current
VDD
VDD
=
=
4.5 V to 5.5 V
2.7 V to 3.6 V
75
60
100
90
75
60
100
90
µA
µA
VIH = VDD and VIL = GND
VIH = VDD and VIL = GND
VIH = VDD and VIL = GND
VIH = VDD and VIL = GND
VIH = VDD and VIL = GND
IDD for All Power-Down Modes
VDD
VDD
=
=
4.5 V to 5.5 V
2.7 V to 3.6 V
0.5
0.2
0.5
0.2
µA
µA
POWER EFFICIENCY
IOUT/IDD
96
96
%
ILOAD = 2 mA and VDD = 5 V
1 Linearity calculated using a reduced code range: AD5621 from Code 64 to Code 4032; AD5611 from Code 16 to Code 1008; AD5601 from Code 4 to Code 252.
2 Guaranteed by design and characterization, not production tested.
3 Total current flowing into all pins.
TIMING CHARACTERISTICS
VDD = 2.7 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted. See Figure 2.
Table 3.
Parameter
Limit1
33
5
5
10
5
Unit
Test Conditions/Comments
SCLK cycle time
SCLK high time
SCLK low time
SYNC to SCLK falling edge setup time
Data setup time
2
t1
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
t2
t3
t4
t5
t6
t7
t8
t9
4.5
0
Data hold time
SCLK falling edge to SYNC rising edge
Minimum SYNC high time
SYNC rising edge to next SCLK falling edge ignored
20
13
1 All input signals are specified with tr = tf = 1 ns/V (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2.
2 Maximum SCLK frequency is 30 MHz.
t4
t2
t1
t9
SCLK
SYNC
t8
t3
t7
t6
t5
D15
D14
D2
D1
D0
D15
D14
SDIN
Figure 2. Timing Diagram
Rev. G | Page 4 of 24