5秒后页面跳转
ACS422D68TAGZBX8 PDF预览

ACS422D68TAGZBX8

更新时间: 2024-02-20 12:59:12
品牌 Logo 应用领域
艾迪悌 - IDT PC电信电信集成电路
页数 文件大小 规格书
93页 1733K
描述
PCM Codec

ACS422D68TAGZBX8 技术参数

是否Rohs认证: 符合生命周期:Contact Manufacturer
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.6JESD-609代码:e3
湿度敏感等级:3电信集成电路类型:PCM CODEC
端子面层:Matte Tin (Sn)Base Number Matches:1

ACS422D68TAGZBX8 数据手册

 浏览型号ACS422D68TAGZBX8的Datasheet PDF文件第5页浏览型号ACS422D68TAGZBX8的Datasheet PDF文件第6页浏览型号ACS422D68TAGZBX8的Datasheet PDF文件第7页浏览型号ACS422D68TAGZBX8的Datasheet PDF文件第9页浏览型号ACS422D68TAGZBX8的Datasheet PDF文件第10页浏览型号ACS422D68TAGZBX8的Datasheet PDF文件第11页 
ACS422x68  
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC  
1. OVERVIEW  
1.1. Block Diagrams  
The ACS422x68 is an advanced low power codec with integrated amplifiers and timing generators. To support the  
design of audio subsystems in a portable device, the ACS422x68 features an intelligent codec architecture with  
advanced audio processing algorithms, integrated with a true cap-less headphone amplifier, 1W/channel (8) or  
TM  
2W/channel (4) filterless DDX stereo class D amplifier, and microphone interface with programmable gain.  
PVDD 4  
V- 2  
CAP- 2  
AVDD 3  
CPVDD  
CAP+  
Clocking  
DVDD_CORE  
DVDD_IO  
VDD_XTAL  
VDD_PLL2  
Class D Left+  
Class D Left-  
Digital PWM  
controller  
VDD_PLL3  
VDD_PLL1 VDD_PLSS  
vol  
BTL  
Charge-Pump  
Internal Audio Clock(s)  
MCLK  
PLL  
Digital  
Volume  
Anti-  
pop  
HP  
DAC Left  
DAC  
HP Out Left  
Vref  
I2C_SDA  
I2C_SCL  
HP_DET  
TEST  
AFILT1  
AFILT2  
Control  
Digital  
Volume  
Anti-  
pop  
HP  
DAC Right  
DAC  
HP Out Right  
Audio Processing  
Bass/Treble Enhancement  
SYSTEM EQ  
DAC Left  
DACBCLK  
DACLRCLK  
DACIN  
Class D Right+  
Class D Right-  
SPEAKER EQ  
3-D effect  
Compressor-limiter  
Dynamic Range Expander  
Digital PWM  
controller  
vol  
BTL  
LIN1  
DAC Right  
LIN2  
+
-
D2S  
D2S  
RIN1  
RIN2  
ADCOUT  
ADCLRCLK  
ADCBCLK  
-97 to +30 dB  
In 0.5 dB steps  
AGND  
-
LIN1  
MIC Bias  
-17 to +30dB in 0.75dB steps +0/+10/+20/+30 dB  
Vref  
+
LIN2  
LIN3  
D2S  
Audio  
Processing  
VOL  
AGC  
Boost  
mute  
ADCL  
LIN1  
LIN2  
-97 to +30 dB  
In 0.5 dB steps  
Automatic Level Control  
S
LIN3/DMIC_CLK*  
RIN1  
RIN2  
RIN3  
D2S  
Audio  
Processing  
VOL  
AGC  
Boost  
mute  
ADCR  
RIN1  
-17 to +30dB in 0.75dB steps +0/+10/+20/+30 dB  
RIN2  
RIN3/DMIC_DAT*  
*Digital Microphone Products  
VSS_PLSS  
VSS_XTAL  
3
4
PVSS  
DVSS  
AVSS  
CPGND  
Figure 1. ACS422x68 TLA Block Diagram  
8
V1.7 07/13  
ACS422X68  
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.  

与ACS422D68TAGZBX8相关器件

型号 品牌 获取价格 描述 数据表
ACS422MA68TAGYYX IDT

获取价格

PORTABLE CONSUMER CODEC
ACS422MA68TAGZBX IDT

获取价格

PCM Codec
ACS422MA68TAGZBX8 IDT

获取价格

Consumer Circuit, PBGA68
ACS422MD68TAGYYX IDT

获取价格

PORTABLE CONSUMER CODEC
ACS422MD68TAGZBX IDT

获取价格

PCM Codec
ACS422MD68TAGZBX8 IDT

获取价格

PCM Codec
ACS422MX00 IDT

获取价格

PORTABLE CONSUMER CODEC
ACS422MX68 IDT

获取价格

PORTABLE CONSUMER CODEC
ACS422X67 IDT

获取价格

PORTABLE CONSUMER CODEC
ACS521D INTERSIL

获取价格

Radiation Hardened 8-Bit Magnitude Comparator