5秒后页面跳转
ACS422D68TAGZBX8 PDF预览

ACS422D68TAGZBX8

更新时间: 2024-01-06 05:32:37
品牌 Logo 应用领域
艾迪悌 - IDT PC电信电信集成电路
页数 文件大小 规格书
93页 1733K
描述
PCM Codec

ACS422D68TAGZBX8 技术参数

是否Rohs认证: 符合生命周期:Contact Manufacturer
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.6JESD-609代码:e3
湿度敏感等级:3电信集成电路类型:PCM CODEC
端子面层:Matte Tin (Sn)Base Number Matches:1

ACS422D68TAGZBX8 数据手册

 浏览型号ACS422D68TAGZBX8的Datasheet PDF文件第4页浏览型号ACS422D68TAGZBX8的Datasheet PDF文件第5页浏览型号ACS422D68TAGZBX8的Datasheet PDF文件第6页浏览型号ACS422D68TAGZBX8的Datasheet PDF文件第8页浏览型号ACS422D68TAGZBX8的Datasheet PDF文件第9页浏览型号ACS422D68TAGZBX8的Datasheet PDF文件第10页 
ACS422x68  
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC  
Table 59. Power Management 1 Register - Mic Bias Enable .........................................................................51  
Table 60. INVOL L&R Registers ....................................................................................................................52  
Table 61. CNVRTR0 Register ........................................................................................................................54  
Table 62. ADC HPF Enable ...........................................................................................................................54  
Table 63. L/R ADC Digital Volume Registers .................................................................................................55  
Table 64. ALC Control Registers ...................................................................................................................57  
Table 65. NGATE Register ............................................................................................................................58  
Table 66. DMIC Clock ....................................................................................................................................59  
Table 67. Valid Digital Mic Configurations .....................................................................................................60  
Table 68. DMICCTL Register .........................................................................................................................61  
Table 69. AIC1 Register .................................................................................................................................64  
Table 70. AIC2 Register .................................................................................................................................65  
Table 71. Bit Clock and LR Clock Mode Selection .........................................................................................66  
Table 72. ADC Data Output pin state ............................................................................................................67  
Table 73. AIC3 Register .................................................................................................................................67  
Table 74. Master Mode BCLK Frequency Control Register ...........................................................................68  
Table 75. DEVADRl Register .........................................................................................................................70  
Table 76. DEVID H&L Registers ....................................................................................................................71  
Table 77. REVID Register ..............................................................................................................................71  
Table 78. RESET Register .............................................................................................................................71  
Table 79. ADCSR Register ............................................................................................................................72  
Table 80. DACSR Register ............................................................................................................................73  
Table 81. ACLK and Sample Rates ...............................................................................................................73  
Table 82. CONFIG0 Register .........................................................................................................................74  
Table 83. SDM Rates .....................................................................................................................................74  
Table 84. Electrical Specification: Maximum Ratings ....................................................................................75  
Table 85. Recommended Operating Conditions ............................................................................................75  
Table 86. Device Characteristics ...................................................................................................................76  
Table 87. PLL Section DC Characteristics .....................................................................................................78  
Table 88. Register Map ..................................................................................................................................79  
Table 89. ACS422x68TAG Power Pins .........................................................................................................85  
Table 90. ACS422x68TAG Reference Pins ...................................................................................................85  
Table 91. ACS422x68TAG Analog Input Pins ...............................................................................................86  
Table 92. ACS422x68TAG Analog Output Pins .............................................................................................86  
Table 93. ACS422x68TAG Data and Control Pins ........................................................................................86  
Table 94. ACS422x68TAG Clock Pins ...........................................................................................................87  
Table 95. ACS422x68NAG Power Pins .........................................................................................................87  
Table 96. ACS422x68NAG Reference Pins ...................................................................................................88  
Table 97. ACS422x68NAG Analog Input Pins ...............................................................................................88  
Table 98. ACS422x68NAG Analog Output Pins ............................................................................................88  
Table 99. ACS422x68NAG Data and Control Pins ........................................................................................89  
Table 100. ACS422x68NAG Clock Pins ........................................................................................................89  
Table 101. Reflow Temperatures ...................................................................................................................90  
Table 102. Reflow Temperatures ...................................................................................................................91  
7
V1.7 07/13  
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.  
ACS422X68  

与ACS422D68TAGZBX8相关器件

型号 品牌 描述 获取价格 数据表
ACS422MA68TAGYYX IDT PORTABLE CONSUMER CODEC

获取价格

ACS422MA68TAGZBX IDT PCM Codec

获取价格

ACS422MA68TAGZBX8 IDT Consumer Circuit, PBGA68

获取价格

ACS422MD68TAGYYX IDT PORTABLE CONSUMER CODEC

获取价格

ACS422MD68TAGZBX IDT PCM Codec

获取价格

ACS422MD68TAGZBX8 IDT PCM Codec

获取价格