5秒后页面跳转
A43P26161V-75UF PDF预览

A43P26161V-75UF

更新时间: 2024-02-17 00:10:10
品牌 Logo 应用领域
联笙电子 - AMICC 存储动态存储器
页数 文件大小 规格书
44页 1122K
描述
1M X 16 Bit X 4 Banks Low Power Synchronous DRAM

A43P26161V-75UF 技术参数

生命周期:Contact Manufacturer包装说明:,
Reach Compliance Code:unknown风险等级:5.75
Is Samacsys:NBase Number Matches:1

A43P26161V-75UF 数据手册

 浏览型号A43P26161V-75UF的Datasheet PDF文件第7页浏览型号A43P26161V-75UF的Datasheet PDF文件第8页浏览型号A43P26161V-75UF的Datasheet PDF文件第9页浏览型号A43P26161V-75UF的Datasheet PDF文件第11页浏览型号A43P26161V-75UF的Datasheet PDF文件第12页浏览型号A43P26161V-75UF的Datasheet PDF文件第13页 
A43P26161  
Mode Register Filed Table to Program Modes  
Register Programmed with MRS  
Address  
BS1  
BS0  
A11,A10  
A9  
A8  
A7  
A6  
A5  
A4  
A3  
A2  
A1  
A0  
Function  
0
0
RFU  
W.B.L  
TM  
CAS Latency  
BT  
Burst Length  
(Note 3)  
(Note 1)  
(Note 2)  
Test Mode  
Type  
CAS Latency  
A6 A5 A4 Latency  
Burst Type  
Burst Length  
A8 A7  
A3  
Type  
A2 A1 A0  
BT=0  
BT=1  
0
0
1
0
1
0
Mode Register Set  
0
0
0
0
0
1
0
1
0
Reserved  
0
1
Sequential  
Interleave  
0
0
0
0
0
1
0
1
0
1
2
4
1
2
4
Vendor  
Use  
-
2
Only  
1
1
0
1
1
1
1
1
0
0
1
1
1
0
1
0
1
3
0
1
1
1
1
1
0
0
1
1
1
0
1
0
1
8
8
Reserved  
Reserved  
Reserved  
Reserved  
Reserved Reserved  
Reserved Reserved  
Reserved Reserved  
256(Full) Reserved  
Write Burst Length  
Length  
A9  
0
Burst  
1
Single Bit  
Note : 1. RFU(Reserved for Future Use) should stay “0” during MRS cycle.  
2. If A9 is high during MRS cycle, “Burst Read Single Bit Write” function will be enabled.  
3. BS0, BS1 must be 0,0 to select the Mode Register (vs. the Extended Mode Register).  
Extended Mode Register Table  
BS1  
BS0 A11, A10  
A9  
A8  
A7  
A6  
A5  
A4  
A3  
A2  
A1  
A0  
Address Bus (Ax)  
1
0
TCSR  
PASR  
All have to be set to “0”  
DS  
(Note)  
Driver Strength  
Temperature-Compensated Self-Refresh:  
Partial-Array Self Refresh:  
Driver Strength  
A4  
A3  
Max. Case Temp.  
A2  
A1  
A0  
Banks to be Self-Refreshed  
0
0
1
1
0
1
0
1
70°C  
45°C  
15°C  
85°C  
A6 A5 Driver Strength  
0
0
1
0
1
0
Full  
1/2  
1/4  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
All banks  
Bank A, Bank B  
Bank A  
Reserved  
Reserved  
1/2 of Bank A  
1/4 of Bank A  
Reserved  
Note: BS1 and BS0 must be 1, 0 to select the Extended Mode Register (vs. the Mode Register)  
PRELIMINARY (July, 2005, Version 1.1)  
9
AMIC Technology, Corp.  

与A43P26161V-75UF相关器件

型号 品牌 获取价格 描述 数据表
A43P26161V-95 AMICC

获取价格

1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161V-95F AMICC

获取价格

1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161V-95U AMICC

获取价格

1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161V-95UF AMICC

获取价格

1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P2616G-75I AMICC

获取价格

1M X 16 Bit X 4 Banks Synchronous DRAM
A43P2616G-95I AMICC

获取价格

1M X 16 Bit X 4 Banks Synchronous DRAM
A43P2616V-75I AMICC

获取价格

1M X 16 Bit X 4 Banks Synchronous DRAM
A43P2616V-95I AMICC

获取价格

1M X 16 Bit X 4 Banks Synchronous DRAM
A43P2632G-75I AMICC

获取价格

1M X 16 Bit X 4 Banks Synchronous DRAM
A43P2632G-95I AMICC

获取价格

1M X 16 Bit X 4 Banks Synchronous DRAM