5秒后页面跳转
A43P26161V-75UF PDF预览

A43P26161V-75UF

更新时间: 2024-01-08 11:23:44
品牌 Logo 应用领域
联笙电子 - AMICC 存储动态存储器
页数 文件大小 规格书
44页 1122K
描述
1M X 16 Bit X 4 Banks Low Power Synchronous DRAM

A43P26161V-75UF 技术参数

生命周期:Contact Manufacturer包装说明:,
Reach Compliance Code:unknown风险等级:5.75
Is Samacsys:NBase Number Matches:1

A43P26161V-75UF 数据手册

 浏览型号A43P26161V-75UF的Datasheet PDF文件第4页浏览型号A43P26161V-75UF的Datasheet PDF文件第5页浏览型号A43P26161V-75UF的Datasheet PDF文件第6页浏览型号A43P26161V-75UF的Datasheet PDF文件第8页浏览型号A43P26161V-75UF的Datasheet PDF文件第9页浏览型号A43P26161V-75UF的Datasheet PDF文件第10页 
A43P26161  
AC Operating Test Conditions  
(VDD = 2.3V~2.7V, TA = 0ºC to +70ºC for commercial or TA =-40ºC to +85ºC for extended)  
Parameter  
Value  
Unit  
V
AC input levels  
0.9 x VDDQ/0.2  
0.5 x VDDQ  
tr/tf = 1/1  
Input timing measurement reference level  
Input rise and all time (See note3)  
Output timing measurement reference level  
Output load condition  
V
ns  
V
0.5 x VDDQ  
See Fig.2  
VDDQ  
VOH(DC) = VDDQ-0.2V, IOH = -0.1mA  
VOL(DC) = 0.2V, IOL = 0.1mA  
VTT =0.5V x VDDQ  
500  
50Ω  
Output  
ZO=50Ω  
OUTPUT  
30pF  
500Ω  
30pF  
(Fig. 2) AC Output Load Circuit  
(Fig. 1) DC Output Load Circuit  
AC Characteristics  
(AC operating conditions unless otherwise noted)  
-75  
-95  
Symbol  
Parameter  
Unit  
Note  
Min  
7.5  
12  
-
Max  
Min  
Max  
CL=3  
CL=2  
CL=3  
CL=2  
9.5  
15  
-
tCC  
CLK cycle time  
1000  
1000  
ns  
1
6
9
-
7
8
-
CLK to valid  
Output delay  
tSAC  
tOH  
tCH  
ns  
ns  
ns  
1,2  
2
-
-
Output data hold time  
2.5  
3
2.5  
3.5  
3.5  
3.5  
3.5  
2
CL=3  
CL=2  
CL=3  
CL=2  
CL=3  
CL=2  
-
-
CLK high pulse width  
3
3
-
-
3
-
-
tCL  
tSS  
CLK low pulse width  
Input setup time  
ns  
ns  
3
3
3
-
-
2
-
-
2
-
2
-
tSH  
Input hold time  
1.5  
1
-
1.5  
1
-
ns  
ns  
3
2
tSLZ  
CLK to output in Low-Z  
-
-
CL=3  
CL=2  
-
6
8
-
7
8
tSHZ  
CLK to output in Hi-Z  
ns  
-
-
CL=CAS Latency.  
*All AC parameters are measured from half to half.  
Note : 1. Parameters depend on programmed CAS latency.  
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.  
3. Assumed input rise and fall time (tr & tf) = 1ns.  
If tr & tf is longer than 1ns, transient time compensation should be considered,  
i.e., [(tr + tf)/2-1]ns should be added to the parameter.  
PRELIMINARY (July, 2005, Version 1.1)  
6
AMIC Technology, Corp.  

与A43P26161V-75UF相关器件

型号 品牌 描述 获取价格 数据表
A43P26161V-95 AMICC 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM

获取价格

A43P26161V-95F AMICC 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM

获取价格

A43P26161V-95U AMICC 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM

获取价格

A43P26161V-95UF AMICC 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM

获取价格

A43P2616G-75I AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43P2616G-95I AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格