Datasheet > A43E1632G-75I

A43E1632G-75I

更新时间： 2024-10-28 12:35:47

品牌	Logo	应用领域
联笙电子 - AMICC		动态存储器
页数	文件大小	规格书
42页	502K
描述
1M X 16 Bit X 4 Banks Synchronous DRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

A43E1632G-75I 数据手册

A43L2616B

Mode Register Filed Table to Program Modes

Address

BA0, BA1

A11, A10

Function

RFU

W.B.L

CAS Latency

Burst Length

(Note 1)

(Note 2)

Test Mode

Type

CAS Latency

A6 A5 A4 Latency

Burst Type

Burst Length

A8 A7

Type

A2 A1 A0

BT=0

BT=1

Mode Register Set

Reserved

Sequential

Interleave

Vendor

Use

Only

Reserved

Reserved Reserved

256(Full) Reserved

Write Burst Length

Length

Burst

Single Bit

Power Up Sequence

1. Apply power and start clock, Attempt to maintain CKE = “H”, DQM = “H” and the other pins are NOP condition at inputs.

2. Maintain stable power, stable clock and NOP input condition for a minimum of 200μs.

3. Issue precharge commands for all banks of the devices.

4. Issue 2 or more auto-refresh commands.

5. Issue a mode register set command to initialize the mode register.

cf.) Sequence of 4 & 5 may be changed.

The device is now ready for normal operation.

Note : 1. RFU(Reserved for Future Use) should stay “0” during MRS cycle.

2. If A9 is high during MRS cycle, “Burst Read Single Bit Write” function will be enabled.

(December, 2009, Version 1.3)

AMIC Technology, Corp.

1...7 8 91011 12 13...42

中文翻译

下载PDF

与A43E1632G-75I相关器件

型号	品牌	获取价格	描述	数据表
A43E1632G-95I	AMICC	获取价格	1M X 16 Bit X 4 Banks Synchronous DRAM
A43E1632V-75I	AMICC	获取价格	1M X 16 Bit X 4 Banks Synchronous DRAM
A43E1632V-95I	AMICC	获取价格	1M X 16 Bit X 4 Banks Synchronous DRAM
A43E26161	AMICC	获取价格	1M X 16 BIT X 4 BANKS LOW POWER SYNCHRONOUS DRAM
A43E26161AG-75F	AMICC	获取价格	DRAM
A43E26161AG-75UF	AMICC	获取价格	DRAM
A43E26161AG-95F	AMICC	获取价格	DRAM
A43E26161AG-95UF	AMICC	获取价格	DRAM
A43E26161AV-75F	AMICC	获取价格	DRAM
A43E26161AV-75UF	AMICC	获取价格	DRAM