A3992SBT-

更新时间： 2024-01-30 22:16:51

品牌	Logo	应用领域
急速微 - ALLEGRO		驱动器电机
页数	文件大小	规格书
13页	477K
描述
DMOS Dual Full-Bridge Microstepping PWM Motor Driver

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

A3992SBT- 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	TSSOP
包装说明：	HTSSOP, TSSOP24,.25	针数：	24
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	1.13
Is Samacsys：	N	其他特性：	ALSO REQUIRES 15V TO 50V VBB SUPPLY
模拟集成电路 - 其他类型：	STEPPER MOTOR CONTROLLER	JESD-30 代码：	R-PDSO-G24
JESD-609代码：	e3	长度：	7.8 mm
湿度敏感等级：	2	功能数量：	1
端子数量：	24	最高工作温度：	85 °C
最低工作温度：	-20 °C	最大输出电流：	1.5 A
封装主体材料：	PLASTIC/EPOXY	封装代码：	HTSSOP
封装等效代码：	TSSOP24,.25	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, HEAT SINK/SLUG, THIN PROFILE, SHRINK PITCH	峰值回流温度（摄氏度）：	260
电源：	50 V	认证状态：	Not Qualified
座面最大高度：	1.2 mm	子类别：	Motion Control Electronics
最大供电电流 (Isup)：	12 mA	最大供电电压 (Vsup)：	5.5 V
最小供电电压 (Vsup)：	4.5 V	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	NMOS
温度等级：	OTHER	端子面层：	Matte Tin (Sn)
端子形式：	GULL WING	端子节距：	0.65 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	40
宽度：	4.4 mm	Base Number Matches：	1

A3992SBT- 数据手册

DMOS Dual Full-Bridge

Microstepping PWM Motor Driver

A3992

Charge Pump (CP1 and CP2). The charge pump is

used to generate a gate supply greater than V_BBxto

drive the source FET gates. A 0.22 μF ceramic capaci-

tor is required between CP1 and CP2 for pumping

purposes. A 0.22 μF ceramic capacitor is required

between VCP and the VBB terminals to act as a reser-

voir to operate the high-side FETs.

Short to Ground. Should a motor winding short to

ground, the current through the short will rise until the

overcurrent (OCP) threshold is exceeded, a minimum

of 2 A. The driver will turn off after a short propaga-

tion delay and latch the device. The device will remain

latched until the SLEEP input goes high or VDD

power is removed. As shown in panel A of the ﬁgure

below, a short to ground will produce a single overcur-

rent event.

Sleep Mode. Control input on the SLEEP pin is used

to minimize power consumption when not the device

is not in use. This disables much of the internal circuit-

ry including the output DMOS, regulator, and charge

pump. Logic low puts the device into Sleep mode,

logic high allows normal operation and startup of the

device into the home position. When asserted low,

the serial port is reset. All bits are reset to 0s, with the

exception of D7, the ﬁxed off-time MSB, which is set

to 1. This prevents the off-time from being too short,

which could result in a loss of current control. When

coming out of Sleep mode, allow 1 ms before issuing

a step command, to allow the charge pump to stabilize.

Shorted Load. During a shorted load event, the cur-

rent path is through the sense resistor. The device will

be protected, however, the device does not see this as a

fault because the current path is not interrupted, so this

condition will not latch the part.

When a bridge turns on, the current will rise and ex-

ceed the overcurrent threshold. After a blank time of

approximately 1μs, the driver will look at the voltage

on the SENSE pin. The voltage on the SENSE pin will

be larger than the voltage set by the VREF pin, and

the bridge will turn off for the time set by the OSC

pin. Panel B of the ﬁgure below shows a shorted load

condition with an off-time of 30 μs.

Shutdown. In the event of a fault due to excessive

junction temperature, or to low voltage on V_CPor

V_REG, the outputs of the device are disabled until the

fault condition is removed. At power up, and in the

event of low V_DD, the UVLO circuit disables the driv-

ers and resets the data in the serial port.

MUX. The MUX pin is reserved for Allegro internal

use and has no function to the end user. In the applica-

tion, this pin can be tied to ground or left ﬂoating.

Fault latched

t_off= 30 μs

2 A / div.

500 ns / div.

2 A / div.

5 μs / div.

(A) Short-to-ground event

(B) Short-to-load event

Allegro MicroSystems, Inc.

115 Northeast Cutoff, Box 15036

Worcester, Massachusetts 01615-0036 (508) 853-5000

www.allegromicro.com

1...5 6 789 10 11...13

中文翻译

下载PDF

与A3992SBT-相关器件

型号	品牌	描述	获取价格	数据表
A3992SLP-T	ALLEGRO	DMOS Dual Full-Bridge Microstepping PWM Motor Driver	获取价格
A3992SLPTR-T	ALLEGRO	DMOS Dual Full-Bridge Microstepping PWM Motor Driver	获取价格
A3995	ALLEGRO	DMOS Dual Full Bridge PWM Motor Driver	获取价格
A3995SEV-T	ALLEGRO	DMOS Dual Full Bridge PWM Motor Driver	获取价格
A3995SEVTR-T	ALLEGRO	DMOS Dual Full Bridge PWM Motor Driver	获取价格
A3998	ALLEGRO	Designed to provide the motor driver and power supply requirements for printers and office	获取价格

与A3992SBT-相关文章

深入解析CS8416引脚说明、参数、技术特点
2024-06-03

2
TPA3116D2功放芯片参数详解、引脚说明
2024-06-03

6
移位寄存器74HC165引脚说明、驱动程序示例解读
2024-06-03

6
深入解析AD9833：DDS频率合成器的卓越性能与广泛应用
2024-06-03

4

产品中心

服务支持

精选活动

关于我们

帮助中心

A3992SBT-

A3992SBT- 技术参数

A3992SBT- 数据手册

与A3992SBT-相关器件

与A3992SBT-相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

A3992SBT-

A3992SBT- 技术参数

A3992SBT- 数据手册

与A3992SBT-相关器件

与A3992SBT-相关文章

您还可以找

您在本页遇到什么问题？