5秒后页面跳转
A32400DX-1PQG240I PDF预览

A32400DX-1PQG240I

更新时间: 2024-01-02 11:31:25
品牌 Logo 应用领域
ACTEL 可编程逻辑
页数 文件大小 规格书
22页 207K
描述
Field Programmable Gate Array, 2526 CLBs, 40000 Gates, CMOS, PQFP240, PLASTIC, QFP-240

A32400DX-1PQG240I 技术参数

是否Rohs认证:符合生命周期:Obsolete
包装说明:PLASTIC, QFP-240Reach Compliance Code:compliant
风险等级:5.84Is Samacsys:N
JESD-30 代码:S-PQFP-G240JESD-609代码:e3
长度:32 mm湿度敏感等级:3
可配置逻辑块数量:2526等效关口数量:40000
端子数量:240最高工作温度:85 °C
最低工作温度:-40 °C组织:2526 CLBS, 40000 GATES
封装主体材料:PLASTIC/EPOXY封装代码:FQFP
封装形状:SQUARE封装形式:FLATPACK, FINE PITCH
峰值回流温度(摄氏度):245可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:4.1 mm
最大供电电压:5.5 V最小供电电压:4.5 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:TIN端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:32 mm
Base Number Matches:1

A32400DX-1PQG240I 数据手册

 浏览型号A32400DX-1PQG240I的Datasheet PDF文件第1页浏览型号A32400DX-1PQG240I的Datasheet PDF文件第2页浏览型号A32400DX-1PQG240I的Datasheet PDF文件第3页浏览型号A32400DX-1PQG240I的Datasheet PDF文件第5页浏览型号A32400DX-1PQG240I的Datasheet PDF文件第6页浏览型号A32400DX-1PQG240I的Datasheet PDF文件第7页 
Lo g ic Mo d u le s  
The 3200DX contains three types of logic modules:  
combinatorial (C-modules), sequential (S-modules), and  
decode (D-modules). Both the C-module and S-module are  
identical to the 1200XL family logic modules.  
A0  
B0  
S0  
D00  
D00  
D10  
D11  
The combinatorial module (shown in Figure 1) implements  
the following function:  
Y
Y=!S1*!S0*D00+!S1*S0*D01*S1*!S0*D01+S1*S0*D11  
where:  
S0=A0*B0  
S1=A1 + B1  
S1  
The S-module is designed to implement high-speed flip-flop  
functions within a single module. The S-module implements  
the same logic function as the C-module followed by a  
sequential block. The sequential block can implement either a  
D flip-flop or a transparent latch. The S-module can also be  
configured as fully transparent so that it can be used to  
implement purely combinatorial logic. The function of the  
sequential module is determined by the macro selection from  
the design library. The available S-module implementations  
A1  
B1  
Figure 1 C-module Implementation  
are shown in Figure 2.  
D-modules are arranged around the periphery of the device  
and contain wide decode circuits providing a fast decode  
function similar to CPLDs and PALs (Figure 3). This is  
D00  
D01  
D00  
D01  
OUT  
OUT  
Y
D
Q
Y
D
Q
D10  
D10  
S0  
D11  
S1  
D11  
S1  
S0  
GATE  
CLR  
Up to 7-input function plus D-type flip-flop with clear  
Up to 7-input function plus latch  
D00  
D01  
D0  
Y
OUT  
OUT  
Y
D
Q
D10  
S0  
D1  
D11  
S1  
GATE  
S
CLR  
Up to 8-input function (same as C-module)  
Up to 4-input function plus latch with clear  
Figure 2 S-module Implementations  
4
 
 

与A32400DX-1PQG240I相关器件

型号 品牌 描述 获取价格 数据表
A32400DX-1RQ240C ETC Field Programmable Gate Array (FPGA)

获取价格

A32400DX-1RQ240I ETC Field Programmable Gate Array (FPGA)

获取价格

A32400DX-2BGG313I ACTEL Field Programmable Gate Array, 2526 CLBs, 40000 Gates, CMOS, PBGA313, BGA-313

获取价格

A32400DX-2PQG240C ACTEL Field Programmable Gate Array, 2526 CLBs, 40000 Gates, CMOS, PQFP240, PLASTIC, QFP-240

获取价格

A32400DX-2RQ240C ETC Field Programmable Gate Array (FPGA)

获取价格

A32400DX-2RQ240I ETC Field Programmable Gate Array (FPGA)

获取价格