5秒后页面跳转
A32400DX-1PQG240I PDF预览

A32400DX-1PQG240I

更新时间: 2024-02-10 05:47:46
品牌 Logo 应用领域
ACTEL 可编程逻辑
页数 文件大小 规格书
22页 207K
描述
Field Programmable Gate Array, 2526 CLBs, 40000 Gates, CMOS, PQFP240, PLASTIC, QFP-240

A32400DX-1PQG240I 技术参数

是否Rohs认证:符合生命周期:Obsolete
包装说明:PLASTIC, QFP-240Reach Compliance Code:compliant
风险等级:5.84Is Samacsys:N
JESD-30 代码:S-PQFP-G240JESD-609代码:e3
长度:32 mm湿度敏感等级:3
可配置逻辑块数量:2526等效关口数量:40000
端子数量:240最高工作温度:85 °C
最低工作温度:-40 °C组织:2526 CLBS, 40000 GATES
封装主体材料:PLASTIC/EPOXY封装代码:FQFP
封装形状:SQUARE封装形式:FLATPACK, FINE PITCH
峰值回流温度(摄氏度):245可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:4.1 mm
最大供电电压:5.5 V最小供电电压:4.5 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:TIN端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:32 mm
Base Number Matches:1

A32400DX-1PQG240I 数据手册

 浏览型号A32400DX-1PQG240I的Datasheet PDF文件第1页浏览型号A32400DX-1PQG240I的Datasheet PDF文件第2页浏览型号A32400DX-1PQG240I的Datasheet PDF文件第4页浏览型号A32400DX-1PQG240I的Datasheet PDF文件第5页浏览型号A32400DX-1PQG240I的Datasheet PDF文件第6页浏览型号A32400DX-1PQG240I的Datasheet PDF文件第7页 
3 2 0 0 D X F i e l d P r o g r a m m a b l e G a t e A r r a y s – T h e S y s t e m L o g i c I n t e g r a t o r ™ F a m i l y  
P i n D e s c r i p t i o n  
Q C LK A/B , C , D Q u a d r a n t C lo c k (In p u t /O u t p u t )  
These four pins are the quadrant clock inputs. When not used  
as a register control signal, these pins can function as general  
purpose I/O.  
C LK A, C LK B C lo c k A a n d C lo c k B (in p u t )  
TTL Clock inputs for clock distribution networks. The Clock  
input is buffered prior to clocking the logic modules. This pin  
can also be used as an I/O.  
S DI  
S e r ia l Da t a In p u t (In p u t )  
DC LK  
Dia g n o s t ic C lo c k (In p u t )  
Serial data input for diagnostic probe and device  
programming. SDI is active when the MODE pin is HIGH.  
This pin functions as an I/O when the MODE pin is LOW.  
TTL Clock input for diagnostic probe and device  
programming. DCLK is active when the MODE pin is HIGH.  
This pin functions as an I/O when the MODE pin is LOW.  
T C K  
T e s t C lo c k  
G N D  
G r o u n d (In p u t )  
Clock signal to shift the JTAG data into the device. This pin  
functions as an I/O when the JTAG fuse is not programmed.  
Input LOW supply voltage.  
I/O  
In p u t /O u t p u t (In p u t , O u t p u t )  
T DI  
T e s t Da t a In  
I/O pin functions as an input, output, three-state or  
bi-directional buffer. Input and output levels are compatible  
with standard TTL and CMOS specifications. Unused I/O  
pins are automatically driven LOW by the ALS software.  
Serial data input for JTAG instructions and data. Data is  
shifted in on the rising edge of TCLK. This pin functions as  
an I/O when the JTAG fuse is not programmed.  
T DO  
T e s t Da t a O u t  
MO DE  
Mo d e (In p u t )  
Serial data output for JTAG instructions and test data. This  
pin functions as an I/O when the JTAG fuse is not  
programmed.  
The MODE pin controls the use of multi-function pins  
(DCLK, PRA, PRB, SDI, TDO). When the MODE pin is  
HIGH, the special functions are active.  
T MS  
T e s t Mo d e S e le c t  
N C  
N o C o n n e c t io n  
Serial data input for JTAG test mode. Data is shifted in on the  
rising edge of TCLK. This pin functions as an I/O when the  
JTAG fuse is not programmed.  
This pin is not connected to circuitry within the device.  
P R A/I/O  
P r o b e A (O u t p u t )  
The Probe A pin is used to output data from any user-defined  
design node within the device. This independent diagnostic  
pin is used in conjunction with the Probe B pin to allow  
real-time diagnostic output of any signal path within the  
device. The Probe A pin can be used as a user-defined I/O  
when debugging has been completed. The pin's probe  
capabilities can be permanently disabled to protect  
programmed design confidentiality. PRA is active when the  
MODE pin is HIGH. This pin functions as an I/O when the  
MODE pin is LOW.  
V
S u p p ly Vo lt a g e (In p u t )  
C C  
Input HIGH supply voltage.  
Note: TCK, TDI, TDO, TMS are only available on  
devices containing JTAG circuitry.  
3 2 0 0 D X A r c h i t e c t u r a l O v e r v i e w  
The 3200DX family architecture is composed of fine-grained  
building blocks which produce fast, efficient logic designs.  
All devices within the 3200DX family are composed of  
Logic Modules, Routing Resources, Clock Networks, and I/O  
modules which are the building blocks to design fast logic  
designs. In addition, a subset of the device family contains  
embedded dual-port SRAM modules which can implement  
fast SRAM functions such as FIFOs, LIFOs, and scratchpad  
memory.  
P R B /I/O  
P r o b e B (O u t p u t )  
The Probe B pin is used to output data from any user-defined  
design node within the device. This independent diagnostic  
pin is used in conjunction with the Probe A pin to allow  
real-time diagnostic output of any signal path within the  
device. The Probe B pin can be used as a user-defined I/O  
when debugging has been completed. The pin’s probe  
capabilities can be permanently disabled to protect  
programmed design confidentiality. PRB is active when the  
MODE pin is HIGH. This pin functions as an I/O when the  
MODE pin is LOW.  
3

与A32400DX-1PQG240I相关器件

型号 品牌 描述 获取价格 数据表
A32400DX-1RQ240C ETC Field Programmable Gate Array (FPGA)

获取价格

A32400DX-1RQ240I ETC Field Programmable Gate Array (FPGA)

获取价格

A32400DX-2BGG313I ACTEL Field Programmable Gate Array, 2526 CLBs, 40000 Gates, CMOS, PBGA313, BGA-313

获取价格

A32400DX-2PQG240C ACTEL Field Programmable Gate Array, 2526 CLBs, 40000 Gates, CMOS, PQFP240, PLASTIC, QFP-240

获取价格

A32400DX-2RQ240C ETC Field Programmable Gate Array (FPGA)

获取价格

A32400DX-2RQ240I ETC Field Programmable Gate Array (FPGA)

获取价格