A29L004AUL-70F

更新时间： 2024-01-10 23:11:59

品牌	Logo	应用领域
联笙电子 - AMICC		闪存存储内存集成电路
页数	文件大小	规格书
39页	529K
描述
512K X 8 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

A29L004AUL-70F 技术参数

是否Rohs认证：	符合	生命周期：	Contact Manufacturer
包装说明：	QCCJ, LDCC32,.5X.6	Reach Compliance Code：	unknown
风险等级：	5.8	Is Samacsys：	N
最长访问时间：	70 ns	启动块：	BOTTOM
命令用户界面：	YES	数据轮询：	YES
耐久性：	100000 Write/Erase Cycles	JESD-30 代码：	R-PQCC-J32
内存密度：	4194304 bit	内存集成电路类型：	FLASH
内存宽度：	8	部门数/规模：	1,2,1,7
端子数量：	32	字数：	524288 words
字数代码：	512000	最高工作温度：	70 °C
最低工作温度：		组织：	512KX8
封装主体材料：	PLASTIC/EPOXY	封装代码：	QCCJ
封装等效代码：	LDCC32,.5X.6	封装形状：	RECTANGULAR
封装形式：	CHIP CARRIER	并行/串行：	PARALLEL
电源：	3/3.3 V	认证状态：	Not Qualified
就绪/忙碌：	YES	部门规模：	16K,8K,32K,64K
最大待机电流：	0.000005 A	子类别：	Flash Memories
最大压摆率：	0.03 mA	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子形式：	J BEND	端子节距：	1.27 mm
端子位置：	QUAD	切换位：	YES
类型：	NOR TYPE	Base Number Matches：	1

A29L004AUL-70F 数据手册

A29L004A Series

Sector Protection/Unprotection

Temporary Sector Unprotect (N/A on 32-pin PLCC

& (s)TSOP packages)

The hardware sector protection feature disables both

program and erase operations in any sector. The hardware

sector unprotection feature re-enables both program and

erase operations in previously protected sectors.

It is possible to determine whether a sector is protected or

unprotected. See “Autoselect Mode” for details.

This feature allows temporary unprotection of previous

protected sectors to change data in-system. The Sector

Unprotect mode is activated by setting the

pin to VID.

RESET

During this mode, formerly protected sectors can be

programmed or erased by selecting the sector addresses.

Sector protection / unprotection can be implemented via two

methods. The primary method requires VID on the

Once V^IDis removed from the

pin, all the previously

RESET

protected sectors are protected again. Figure 1 shows the

algorithm, and the Temporary Sector Unprotect diagram

shows the timing waveforms, for this feature.

pin only (N/A on 32-pin PLCC & (s)TSOP packages),

RESET

and can be implemented either in-system or via

programming equipment. Figure 2 shows the algorithm and

the Sector Protect / Unprotect Timing Diagram illustrates the

timing waveforms for this feature. This method uses standard

microprocessor bus cycle timing. For sector unprotect, all

unprotected sectors must first be protected prior to the first

sector unprotect write cycle. The alternate method must be

implemented using programming equipment. The procedure

requires a high voltage (V^ID) on address pin A9 and the

control pins.

START

RESET = VID

(Note 1)

The device is shipped with all sectors unprotected.

It is possible to determine whether a sector is protected or

unprotected. See "Autoselect Mode" for details.

Hardware Data Protection

Perform Erase or

Program Operations

The requirement of command unlocking sequence for

programming or erasing provides data protection against

inadvertent writes (refer to the Command Definitions table).

In addition, the following hardware data protection measures

prevent accidental erasure or programming, which might

otherwise be caused by spurious system level signals during

V^CCpower-up transitions, or from system noise. The device

is powered up to read array data to avoid accidentally writing

data to the array.

RESET = VIH

Write Pulse "Glitch" Protection

Temporary Sector

Unprotect

Completed (Note 2)

Noise pulses of less than 5ns (typical) on

do not initiate a write cycle.

OE CE

Logical Inhibit

Notes:

Write cycles are inhibited by holding any one of

=VIL,

1. All protected sectors unprotected.

2. All previously protected sectors are protected once again.

= VIH or

= VIH. To initiate a write cycle,

and

must be a logical zero while

is a logical one.

Figure 1. Temporary Sector Unprotect Operation

Power-Up Write Inhibit

= VIL and

= VIH during power up, the

device does not accept commands on the rising edge of

. The internal state machine is automatically reset to

reading array data on the initial power-up.

PRELIMINARY (March, 2005, Version 0.0)

AMIC Technology, Corp.

1...6 7 8910 11 12...39

下载PDF

与A29L004AUL-70F相关器件

型号	品牌	描述	获取价格	数据表
A29L004AUL-90	AMICC	512K X 8 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory	获取价格
A29L004AUL-90F	AMICC	512K X 8 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory	获取价格
A29L004AUV-70	AMICC	512K X 8 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory	获取价格
A29L004AUV-70F	AMICC	512K X 8 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory	获取价格
A29L004AUV-90	AMICC	512K X 8 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory	获取价格
A29L004AUV-90F	AMICC	512K X 8 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory	获取价格

与A29L004AUL-70F相关文章

MAX7219驱动8段数码管详解及数据手册关键信息
2024-05-29

7
ATMEGA328P技术资料深入分析
2024-05-29

6
AT24C02芯片手册管脚信息、参数分析、应用领域详解
2024-05-29

8
AT24C256芯片手册参数分析、引脚说明、读写程序示例
2024-05-28

9

产品中心

服务支持

精选活动

关于我们

帮助中心

A29L004AUL-70F

A29L004AUL-70F 技术参数

A29L004AUL-70F 数据手册

与A29L004AUL-70F相关器件

与A29L004AUL-70F相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

A29L004AUL-70F

A29L004AUL-70F 技术参数

A29L004AUL-70F 数据手册

与A29L004AUL-70F相关器件

与A29L004AUL-70F相关文章

您还可以找

您在本页遇到什么问题？