9ZXL0832E / 9ZXL0852E Datasheet
Pin Descriptions (cont.)
Pin #
39 DIF7
Pin Name
Type
OUT
OUT
Description
Differential true clock output.
40 DIF7#
Differential complementary clock output.
Active low input for enabling output 7. This pin has an internal 120kohm pull-down.
1 = disable outputs, 0 = enable outputs.
Power supply, nominally 3.3V.
41 vOE7#
IN
42 VDD
43 NC
PWR
N/A
No connection.
44 VDDA
45 NC
PWR
N/A
Power supply for PLL core.
No connection.
This pin prevents SMBus writes when asserted. SMBus reads are not affected. This pin has an internal 120kohm pull down.
0 = SMBus writes allows, 1 = SMBus writes blocked.
46 vSMB_WRTLOCK
IN
LATCHED
IN
47 ^100M_133M#
3.3V Input to select operating frequency. This pin has an internal 120kohm pull-up resistor. See Functionality Table for definition.
LATCHED Tri-level input to select High BW, Bypass or Low BW Mode. Has an internal 120kohm pull up resistor. See PLL Operating
48 ^HIBW_BYPM_LOBW#
IN
Mode Table for details.
Ground
49
PWR
EPAD
Test Loads
Low-Power HCSL Output Test Load
(standard PCIe source-terminated test load)
Rs
CL
L
Test
Points
Differential Zo
CL
Rs
Parameters for Low -Pow er HCSL Output Test Load
Device
Rs (Ω)
27
33
Internal
7.5
Zo (Ω) L (Inches) CL (pF)
85
100
85
10
10
10
10
2
2
2
2
9ZXL083x
9ZXL085x*
100
*Contact factory for versions of this device with Zo=100Ω.
Alternate Terminations
The LP-HCSL output can easily drive other logic families. See “AN-891 Driving LVPECL, LVDS, and CML Logic with IDT's
“Universal” Low-Power HCSL Outputs” for termination schemes for LVPECL, LVDS, CML and SSTL.
©2018 Integrated Device Technology, Inc
4
August 14, 2018