5秒后页面跳转
9ZXL0631EKILFT PDF预览

9ZXL0631EKILFT

更新时间: 2022-02-26 10:53:48
品牌 Logo 应用领域
艾迪悌 - IDT PC
页数 文件大小 规格书
20页 303K
描述
6-Output DB800ZL Derivative for PCIe Gen1–4 and UPI

9ZXL0631EKILFT 数据手册

 浏览型号9ZXL0631EKILFT的Datasheet PDF文件第4页浏览型号9ZXL0631EKILFT的Datasheet PDF文件第5页浏览型号9ZXL0631EKILFT的Datasheet PDF文件第6页浏览型号9ZXL0631EKILFT的Datasheet PDF文件第8页浏览型号9ZXL0631EKILFT的Datasheet PDF文件第9页浏览型号9ZXL0631EKILFT的Datasheet PDF文件第10页 
9ZXL0631E / 9ZXL0651E Datasheet  
Table 5. Input/Supply/Common Parameters (Cont.)  
Parameter  
Symbol  
Conditions  
Minimum  
Typical  
Maximum Units Notes  
Input High Voltage  
Input Mid Voltage  
Input Low Voltage  
V
Tri-level Inputs.  
Tri-level Inputs.  
Tri-level Inputs.  
2.2  
1.2  
V
+ 0.3  
DD  
V
V
IH  
V
V
V
/2  
DD  
1.8  
IL  
IL  
GND - 0.3  
-5  
0.8  
5
V
I
Single-ended inputs, V = GND, V = V  
DD.  
μA  
IN  
IN  
IN  
Single-ended inputs.  
Input Current  
V
= 0 V; inputs with internal pull-up resistors.  
IN  
I
-50  
50  
μA  
INP  
V
= V ; inputs with internal pull-down  
IN  
DD  
resistors.  
F
V
V
V
= 3.3V, Bypass Mode.  
1
400  
102.5  
135  
7
MHz  
MHz  
MHz  
nH  
ibyp  
DD  
DD  
DD  
Input Frequency  
Pin Inductance  
Capacitance  
F
= 3.3V, 100MHz PLL Mode.  
= 3.3V, 133.33MHz PLL Mode.  
98.5  
132  
100.00  
133.33  
ipll  
ipll  
pin  
F
L
1
1
C
Logic inputs, except DIF_IN.  
DIF_IN differential clock inputs.  
Output pin capacitance.  
1.5  
1.5  
5
pF  
IN  
INDIF_IN  
C
2.7  
6
pF  
1,4  
1
C
pF  
OUT  
From V power-up and after input clock  
DD  
Clk Stabilization  
T
stabilization or de-assertion of PD# to 1st  
clock.  
1
1.8  
ms  
1,2  
STAB  
Input SS  
Modulation  
Frequency PCIe  
Allowable frequency for PCIe applications  
f
30  
4
33  
10  
kHz  
MODINPCIe (Triangular modulation).  
DIF start after OE# assertion.  
OE# Latency  
t
5
clocks 1,2,3  
LATOE#  
DIF stop after OE# deassertion.  
DIF output enable after PD# de-assertion.  
Fall time of control inputs.  
Tdrive_PD#  
Tfall  
t
49  
300  
5
μs  
ns  
ns  
1,3  
2
DRVPD  
t
F
Trise  
t
Rise time of control inputs.  
5
2
R
1 Guaranteed by design and characterization, not 100% tested in production.  
2 Control input must be monotonic from 20% to 80% of input swing.  
3 Time from deassertion until outputs are > 200mV.  
4 DIF_IN input.  
Table 6. Current Consumption  
Parameter  
Symbol  
Conditions  
Minimum Typical  
Maximum Units Notes  
Operating Supply Current  
Operating Supply Current  
Power Down Current  
I
V
, PLL Mode at 100MHz.  
DDA  
37  
41  
3
45  
50  
4
mA  
mA  
mA  
mA  
1
DDA  
I
All other V pins at 100MHz.  
DD  
DD  
I
V
, CKPWRGD_PD# = 0.  
DDA  
1
DDAPD  
Power Down Current  
I
All other V pins, CKPWRGD_PD# = 0.  
1
2
DDPD  
DD  
1 Includes VDDR if applicable.  
©2018 Integrated Device Technology, Inc.  
7
August 14, 2018  

与9ZXL0631EKILFT相关器件

型号 品牌 描述 获取价格 数据表
9ZXL0632E IDT 6-Output DB800ZL Derivat ive for PCIe Gen1–

获取价格

9ZXL0632E RENESAS 6-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer with SMBus Write Protection

获取价格

9ZXL0632EKILF IDT 6-Output DB800ZL Derivat ive for PCIe Gen1–

获取价格

9ZXL0632EKILFT IDT 6-Output DB800ZL Derivat ive for PCIe Gen1–

获取价格

9ZXL0651 RENESAS 6-Output Low-power Buffer for PCIe Gen1-2-3 and QPI with Zo=85 Ohms

获取价格

9ZXL0651E IDT 6-Output DB800ZL Derivative for PCIe Gen1–4

获取价格