5秒后页面跳转
9FGP204BKLFT PDF预览

9FGP204BKLFT

更新时间: 2022-09-27 10:18:21
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
18页 171K
描述
Frequency Timing Generator for Peripherals

9FGP204BKLFT 数据手册

 浏览型号9FGP204BKLFT的Datasheet PDF文件第12页浏览型号9FGP204BKLFT的Datasheet PDF文件第13页浏览型号9FGP204BKLFT的Datasheet PDF文件第14页浏览型号9FGP204BKLFT的Datasheet PDF文件第15页浏览型号9FGP204BKLFT的Datasheet PDF文件第17页浏览型号9FGP204BKLFT的Datasheet PDF文件第18页 
9FGP204  
Frequency Timing Generator for Peripherals  
SMBus Table: DOT PLL VCO Frequency Control Register  
Byte 15  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Pin #  
Name  
N Div8  
N Div9  
M Div5  
M Div4  
M Div3  
M Div2  
M Div1  
M Div0  
Control Function  
N Divider Prog bit 8  
N Divider Prog bit 9  
Type  
RW  
RW  
RW  
RW  
RW  
RW  
RW  
RW  
0
1
PWD  
X
X
X
X
X
X
X
X
-
-
-
-
-
-
-
-
The decimal representation  
of M and N Divier in Byte 17  
and 18 will configure the  
VCO frequency. Default at  
power up = Byte 0 Rom  
table. VCO Frequency = 25  
x [NDiv(9:0)+8] /  
M Divider Programming bits  
[MDiv(5:0)+2]  
SMBus Table: DOT PLL VCO Frequency Control Register  
Byte 16  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Pin #  
Name  
N Div7  
N Div6  
N Div5  
N Div4  
N Div3  
N Div2  
N Div1  
N Div0  
Control Function  
Type  
RW  
RW  
RW  
RW  
RW  
RW  
RW  
RW  
0
1
PWD  
X
X
X
X
X
X
X
X
-
-
-
-
-
-
-
-
The decimal representation  
of M and N Divier in Byte 17  
and 18 will configure the  
VCO frequency. Default at  
power up = Byte 0 Rom  
table. VCO Frequency = 25  
x [NDiv(9:0)+8] /  
N Divider Programming b(7:0)  
[MDiv(5:0)+2]  
SMBus Table: DOT PLL Spread Spectrum Control Register  
Byte 17  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Pin #  
Name  
SSP7  
SSP6  
SSP5  
SSP4  
SSP3  
SSP2  
SSP1  
SSP0  
Control Function  
Type  
RW  
RW  
RW  
RW  
RW  
RW  
RW  
RW  
0
1
PWD  
X
X
X
X
X
X
X
X
-
-
-
-
-
-
-
-
These Spread Spectrum bits  
in Byte 19 and 20 will  
program the spread  
Spread Spectrum Programming  
b(7:0)  
pecentage. It is  
recommended to use ICS  
Spread % table for spread  
programming.  
SMBus Table: DOT PLL Spread Spectrum Control Register  
Byte 18  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Pin #  
Name  
Control Function  
Reserved  
Type  
0
1
PWD  
0
X
X
X
X
X
X
X
-
-
-
-
-
-
-
SSP14  
SSP13  
SSP12  
SSP11  
SSP10  
SSP9  
RW  
RW  
RW  
RW  
RW  
RW  
RW  
These Spread Spectrum bits  
in Byte 19 and 20 will  
program the spread  
Spread Spectrum Programming  
b(14:8)  
pecentage. It is  
recommended to use ICS  
Spread % table for spread  
programming.  
SSP8  
Bytes 19:21 are reserved.  
IDT® Frequency Timing Generator for Peripherals  
1604B—08/29/11  
16  

与9FGP204BKLFT相关器件

型号 品牌 描述 获取价格 数据表
9FGP205 IDT Frequency Timing Generator for Peripherals

获取价格

9FGP205AKLF IDT Frequency Timing Generator for Peripherals

获取价格

9FGP205AKLFT IDT Frequency Timing Generator for Peripherals

获取价格

9FGU0231 IDT 2 O/P 1.5V PCIe Gen1-2-3 Clock Generator

获取价格

9FGU0231 RENESAS 2-output 1.5 V PCIe Gen1-2-3 Clock Generator

获取价格

9FGU0231_16 IDT 2 O/P 1.5V PCIe Gen1-2-3 Clock Generator

获取价格