9DBL0243 / 9DBL0253 Datasheet
Table 4. SMBus Parameters (Cont.)
Parameter
Symbol
Conditions
Minimum Typical
Maximum Units Notes
Nominal Bus Voltage
SCLK/SDATA Rise Time
SCLK/SDATA Fall Time
SMBus Operating Frequency
VDDSMB
2.7
3.6
1000
300
V
ns
tRSMB (Max VIL - 0.15V) to (Min VIH + 0.15V)
1
1
tFSMB
fSMB
(Min VIH + 0.15V) to (Max VIL - 0.15V)
SMBus operating frequency
ns
500
kHz
2,3
1 Guaranteed by design and characterization, not 100% tested in production.
2 The device must be powered up for the SMBus to function.
3 The differential input clock must be running for the SMBus to be active.
Table 5. Input/Supply/Common Parameters
Parameter
Symbol
Conditions
Minimum
Typical
Maximum Units Notes
Supply Voltage
VDDx
Supply voltage for core and analog
3.135
3.3
3.465
85
V
Ambient Operating
Temperature
TAMB
VIH
Industrial range
-40
25
°C
VDDx
0.3
+
Input High Voltage
Single-ended inputs, except SMBus
0.75 VDDx
V
Input Low Voltage
Input High Voltage
Input Mid Voltage
Input Low Voltage
VIL
VIHtri
VIMtri
VILtri
IIN
-0.3
0.25 VDDx
VDD + 0.3
V
V
Single-ended tri-level inputs ('_tri' suffix)
0.75 VDDx
0.4 VDDx 0.5 VDDx 0.6 VDDx
V
-0.3
-5
0.25 VDDx
5
V
Single-ended inputs, VIN = GND, VIN = VDDx
Single-ended inputs
μA
V
IN = 0 V; Inputs with internal pull-up
resistors
IN = VDD; Inputs with internal pull-down
Input Current
IINP
-50
50
μA
V
resistors
Bypass mode
PLL mode
1
200
160
7
MHz
MHz
nH
2
2
1
1
1
1
Input Frequency
Pin Inductance
FIN
90
100.00
Lpin
CIN
Logic Inputs, except DIF_IN
1.5
1.5
5
pF
Capacitance
CINDIF_IN DIF_IN differential clock inputs
COUT Output pin capacitance
2.7
6
pF
pF
CLK_IN Loss of
Signal Detect Time
tLOS
4.2
6
ms
1
CLK_IN Loss of
Signal Release
Time
tLOSREL
tSTAB
0.12
0.5
1.8
ms
ms
1
Clk Stabilization
1,2
©2017 Integrated Device Technology, Inc.
5
March 15, 2017