5秒后页面跳转
9DBL0243ANLGI PDF预览

9DBL0243ANLGI

更新时间: 2022-02-26 11:13:26
品牌 Logo 应用领域
艾迪悌 - IDT 瞄准线
页数 文件大小 规格书
22页 387K
描述
2-Output 3.3V LP-HCSL Zero-Delay Buffer with LOS Indicator

9DBL0243ANLGI 数据手册

 浏览型号9DBL0243ANLGI的Datasheet PDF文件第1页浏览型号9DBL0243ANLGI的Datasheet PDF文件第3页浏览型号9DBL0243ANLGI的Datasheet PDF文件第4页浏览型号9DBL0243ANLGI的Datasheet PDF文件第5页浏览型号9DBL0243ANLGI的Datasheet PDF文件第6页浏览型号9DBL0243ANLGI的Datasheet PDF文件第7页 
9DBL0243 / 9DBL0253 Datasheet  
Pin Assignments  
Figure 1. Pin Assignments for 4 x 4 mm 24-VFQFPN Package – Top View  
24 23 22 21 20 19  
FB_DNC 1  
FB_DNC# 2  
VDDR3.3 3  
CLK_IN 4  
DIF1#  
DIF1  
18  
17  
16  
15  
14  
9DBL0243  
9DBL0253  
LOS  
connect EPAD to  
GND  
VDDA3.3  
NC  
CLK_IN# 5  
GNDDIG 6  
13 vOE0#  
7
8
9 10 11 12  
24-pin VFQFPN, 4x4 mm, 0.5mm pitch  
^ prefix indicates internal 120KOhm pull up resistor  
^v prefix indicates internal 120KOhm pull up AND pull down resistor  
(biased to VDD/2)  
v prefix indicates internal 120KOhm pull down resistor  
Pin Descriptions  
Table 1. Pin Descriptions  
Number  
Name  
Type  
Description  
1
True clock of differential feedback. The feedback output and feedback input are  
connected internally on this pin. Do not connect anything to this pin.  
FB_DNC  
DNC  
2
3
Complement clock of differential feedback. The feedback output and feedback input  
are connected internally on this pin. Do not connect anything to this pin.  
FB_DNC#  
VDDR3.3  
DNC  
Power supply for differential input clock (receiver). This VDD should be treated as an  
analog power rail and filtered appropriately, nominally 3.3V.  
Power  
4
5
CLK_IN  
CLK_IN#  
Input  
Input  
True input for differential reference clock.  
Complementary input for differential reference clock.  
6
GNDDIG  
Ground Ground pin for digital circuitry.  
7
SDATA_3.3  
VDDDIG3.3  
SCLK_3.3  
VDDO3.3  
I/O  
Data pin for SMBus circuitry, 3.3V tolerant.  
8
Power 3.3V digital power (dirty power).  
9
Input  
Clock pin of SMBus circuitry, 3.3V tolerant.  
10  
Power Power supply for outputs, nominally 3.3V.  
©2017 Integrated Device Technology, Inc.  
2
March 15, 2017  

与9DBL0243ANLGI相关器件

型号 品牌 描述 获取价格 数据表
9DBL0243ANLGI8 IDT 2-Output 3.3V LP-HCSL Zero-Delay Buffer with LOS Indicator

获取价格

9DBL0252 IDT 2-output 3.3V PCIe Zero-Delay Buffer

获取价格

9DBL0252 RENESAS 2-Output 3.3V PCIe Zero-Delay/Fanout Clock Buffer

获取价格

9DBL0252BKILF IDT 2-output 3.3V PCIe Zero-Delay Buffer

获取价格

9DBL0252BKILFT IDT 2-output 3.3V PCIe Zero-Delay Buffer

获取价格

9DBL0253 RENESAS 2-Output 3.3V PCIe Zero-Delay/Fanout Clock Buffer with Loss of Signal Indicator

获取价格