5秒后页面跳转
9DB106BFILFT PDF预览

9DB106BFILFT

更新时间: 2024-02-19 01:35:51
品牌 Logo 应用领域
艾迪悌 - IDT PC
页数 文件大小 规格书
14页 192K
描述
Six Output Differential Buffer for PCIe Gen 2

9DB106BFILFT 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:TSSOP, TSSOP28,.25Reach Compliance Code:compliant
风险等级:5.84JESD-30 代码:R-PDSO-G28
JESD-609代码:e3最大I(ol):0.15 A
湿度敏感等级:1端子数量:28
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP28,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH电源:3.3 V
Prop。Delay @ Nom-Sup:0.15 ns认证状态:Not Qualified
子类别:Clock Drivers标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
Base Number Matches:1

9DB106BFILFT 数据手册

 浏览型号9DB106BFILFT的Datasheet PDF文件第1页浏览型号9DB106BFILFT的Datasheet PDF文件第2页浏览型号9DB106BFILFT的Datasheet PDF文件第4页浏览型号9DB106BFILFT的Datasheet PDF文件第5页浏览型号9DB106BFILFT的Datasheet PDF文件第6页浏览型号9DB106BFILFT的Datasheet PDF文件第7页 
9DB106  
Six Output Differential Buffer for PCIe Gen 2  
Pin Description  
PIN #  
PIN NAME  
PLL_BW  
PIN TYPE  
DESCRIPTION  
3.3V input for selecting PLL Band Width  
0 = low, 1= high  
1
IN  
2
3
CLK_INT  
CLK_INC  
IN  
IN  
True Input for differential reference clock.  
Complementary Input for differential reference clock.  
Output enable for PCI Express output pair 1.  
0 = enabled, 1 =disabled  
4
vCLKREQ1#  
IN  
5
PCIEXT0  
PCIEXC0  
VDD  
OUT  
OUT  
PWR  
IN  
True clock of differential PCI_Express pair.  
Complementary clock of differential PCI_Express pair.  
Power supply, nominal 3.3V  
6
7
8
GND  
Ground pin.  
9
PCIEXT1  
PCIEXC1  
PCIEXT2  
PCIEXC2  
VDD  
OUT  
OUT  
OUT  
OUT  
PWR  
I/O  
True clock of differential PCI_Express pair.  
Complementary clock of differential PCI_Express pair.  
True clock of differential PCI_Express pair.  
Complementary clock of differential PCI_Express pair.  
Power supply, nominal 3.3V  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
SMBDAT  
SMBCLK  
VDD  
Data pin of SMBUS circuitry, 5V tolerant  
Clock pin of SMBUS circuitry, 5V tolerant  
Power supply, nominal 3.3V  
IN  
PWR  
OUT  
OUT  
OUT  
OUT  
PWR  
PWR  
OUT  
OUT  
PCIEXC3  
PCIEXT3  
PCIEXC4  
PCIEXT4  
GND  
Complementary clock of differential PCI_Express pair.  
True clock of differential PCI_Express pair.  
Complementary clock of differential PCI_Express pair.  
True clock of differential PCI_Express pair.  
Ground pin.  
VDD  
Power supply, nominal 3.3V  
PCIEXC5  
PCIEXT5  
Complementary clock of differential PCI_Express pair.  
True clock of differential PCI_Express pair.  
Output enable for PCI Express output pair 4.  
0 = enabled, 1 =disabled  
25  
vCLKREQ4#  
IN  
This pin establishes the reference for the differential current-mode  
output pairs. It requires a fixed precision resistor to ground.  
475ohm is the standard value for 100ohm differential impedance.  
Other impedances require different values. See data sheet.  
26  
IREF  
OUT  
27  
28  
GNDA  
VDDA  
PWR  
PWR  
Ground pin for the PLL core.  
3.3V power for the PLL core.  
Note:  
Pins preceeded by ' v ' have internal 120K ohm pull down resistors  
IDT® Six Output Differential Buffer for PCIe Gen 2  
9DB106  
REV K 04/20/11  
3

与9DB106BFILFT相关器件

型号 品牌 描述 获取价格 数据表
9DB106BFLF IDT Six Output Differential Buffer for PCIe Gen 2

获取价格

9DB106BFLFT IDT Six Output Differential Buffer for PCIe Gen 2

获取价格

9DB106BGILF IDT Six Output Differential Buffer for PCIe Gen 2

获取价格

9DB106BGILFT IDT Six Output Differential Buffer for PCIe Gen 2

获取价格

9DB106BGLF IDT Six Output Differential Buffer for PCIe Gen 2

获取价格

9DB106BGLFT IDT Six Output Differential Buffer for PCIe Gen 2

获取价格