5秒后页面跳转
9DB108YGLNT PDF预览

9DB108YGLNT

更新时间: 2024-02-22 17:33:34
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
16页 144K
描述
PLL Based Clock Driver, 9DB Series, 8 True Output(s), 0 Inverted Output(s), PDSO48, 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-48

9DB108YGLNT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP,针数:48
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.58系列:9DB
输入调节:DIFFERENTIALJESD-30 代码:R-PDSO-G48
JESD-609代码:e3长度:12.5 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER功能数量:1
反相输出次数:端子数量:48
实输出次数:8最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.05 ns座面最大高度:1.2 mm
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:6.1 mmBase Number Matches:1

9DB108YGLNT 数据手册

 浏览型号9DB108YGLNT的Datasheet PDF文件第2页浏览型号9DB108YGLNT的Datasheet PDF文件第3页浏览型号9DB108YGLNT的Datasheet PDF文件第4页浏览型号9DB108YGLNT的Datasheet PDF文件第5页浏览型号9DB108YGLNT的Datasheet PDF文件第6页浏览型号9DB108YGLNT的Datasheet PDF文件第7页 
Integrated  
Circuit  
Systems, Inc.  
ICS9DB108  
(Not recommended for new designs)  
Eight Output Differential Buffer for PCI-Express  
Recommended Application:  
Pin Configuration  
DB800 Intel Yellow Cover part with PCI-Express support.  
SRC_DIV#  
VDD  
1
2
48 VDDA  
47 GNDA  
Output Features:  
GND  
3
4
5
6
46  
IREF  
8 - 0.7V current-mode differential output pairs  
Supports zero delay buffer mode and fanout mode  
Bandwidth programming available  
SRC_IN  
SRC_IN#  
OE_0  
45 LOCK  
44 OE_7  
43 OE_4  
7
8
9
10  
11  
12  
13  
42  
41  
40  
39 VDD  
38  
37  
36 OE_6  
35 OE_5  
34  
33  
32 GND  
31 VDD  
30  
29  
OE_3  
DIF_7  
DIF_7#  
GND  
Key Specifications:  
DIF_0  
DIF_0#  
GND  
VDD  
DIF_1  
DIF_1#  
Outputs cycle-cycle jitter < 50ps  
Outputs skew: 50ps  
+/- 300ppm frequency accuracy on output clocks  
DIF_6  
DIF_6#  
Features/Benefits:  
Supports tight ppm accuracy clocks for Serial-ATA  
Spread spectrum modulation tolerant, 0 to -0.5% down  
spread and +/- 0.25% center spread  
OE_1 14  
OE_2 15  
DIF_5  
DIF_5#  
16  
17  
18  
19  
20  
21  
22  
23  
24  
DIF_2  
DIF_2#  
GND  
VDD  
DIF_3  
DIF_3#  
Supports undriven differential output pair in PD# and  
SRC_STOP# for power management.  
DIF_4  
DIF_4#  
28 HIGH_BW#  
27 SRC_STOP#  
26 PD#  
BYPASS#/PLL  
SCLK  
25 GND  
SDATA  
48-pin SSOP & TSSOP  
0723G—12/02/08  

与9DB108YGLNT相关器件

型号 品牌 描述 获取价格 数据表
9DB108YGT IDT PLL Based Clock Driver, 9DB Series, 8 True Output(s), 0 Inverted Output(s), PDSO48, 6.10 M

获取价格

9DB1200C IDT Twelve Output Differential Buffer for PCIe Gen1/Gen2, QPI, and FBDIMM

获取价格

9DB1200CGLF IDT Twelve Output Differential Buffer for PCIe Gen1/Gen2, QPI, and FBDIMM

获取价格

9DB1200CGLFT IDT Twelve Output Differential Buffer for PCIe Gen1/Gen2, QPI, and FBDIMM

获取价格

9DB1233 IDT Twelve Output Differential Buffer for PCIe Gen3

获取价格

9DB1233AGLF IDT Twelve Output Differential Buffer for PCIe Gen3

获取价格