5秒后页面跳转
935278932115 PDF预览

935278932115

更新时间: 2024-11-12 06:29:27
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路
页数 文件大小 规格书
21页 276K
描述
Inverter, LVC/LCX/Z Series, 3-Func, 1-Input, CMOS, PDSO8

935278932115 技术参数

生命周期:Transferred包装说明:VSON,
Reach Compliance Code:unknown风险等级:5.61
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-N8
JESD-609代码:e3长度:1.95 mm
逻辑集成电路类型:INVERTER功能数量:3
输入次数:1端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:OPEN-DRAIN封装主体材料:PLASTIC/EPOXY
封装代码:VSON封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE传播延迟(tpd):8.2 ns
座面最大高度:0.5 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:TIN
端子形式:NO LEAD端子节距:0.5 mm
端子位置:DUAL宽度:1 mm

935278932115 数据手册

 浏览型号935278932115的Datasheet PDF文件第2页浏览型号935278932115的Datasheet PDF文件第3页浏览型号935278932115的Datasheet PDF文件第4页浏览型号935278932115的Datasheet PDF文件第5页浏览型号935278932115的Datasheet PDF文件第6页浏览型号935278932115的Datasheet PDF文件第7页 
74LVC3G06  
Triple inverter with open-drain output  
Rev. 11 — 28 March 2013  
Product data sheet  
1. General description  
The 74LVC3G06 provides three inverting buffers.  
The output of this device is an open drain and can be connected to other open-drain  
outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this  
device in a mixed 3.3 V and 5 V environment.  
Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall  
time.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing a damaging backflow current through the device  
when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant input/output for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  

与935278932115相关器件

型号 品牌 获取价格 描述 数据表
935278954112 NXP

获取价格

0.04W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO8, 3.90 MM, PLASTIC, MS-012, SOT-96-1, SOP-8
935278954115 NXP

获取价格

0.04W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO8, 3.90 MM, PLASTIC, MS-012, SOT-96-1, SOP-8
935278975557 NXP

获取价格

935278975557
935278978518 NXP

获取价格

935278978518
935278996115 NXP

获取价格

AUP/ULP/V SERIES, 2-INPUT NAND GATE, PDSO6, 1 X 1.45 MM, 0.50 MM HEIGHT, PLASTIC, MO-252,
935278996132 NXP

获取价格

AUP/ULP/V SERIES, 2-INPUT NAND GATE, PDSO6, 1 X 1.45 MM, 0.50 MM HEIGHT, PLASTIC, MO-252,
935278998125 NXP

获取价格

AUP/ULP/V SERIES, 2-INPUT NAND GATE, PDSO5
935279002132 NXP

获取价格

AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO6, 1 X 1.45 MM, 0.50 MM HEIGHT, PLASTIC, MO-252
935279003125 NXP

获取价格

AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT353-1,
935279004125 NXP

获取价格

AUP/ULP/V SERIES, 1-INPUT INVERT GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT353-1,