5秒后页面跳转
935277012118 PDF预览

935277012118

更新时间: 2024-11-11 21:19:35
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
16页 167K
描述
LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 3.90 MM, PLASTIC, MS-012, SOT-109-1, SO-16

935277012118 技术参数

生命周期:Transferred包装说明:SOP,
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.58
系列:LVC/LCX/Z输入调节:STANDARD
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:9.9 mm逻辑集成电路类型:OTHER DECODER/DRIVER
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE传播延迟(tpd):8.5 ns
座面最大高度:1.75 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.2 V标称供电电压 (Vsup):2.7 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL宽度:3.9 mm
Base Number Matches:1

935277012118 数据手册

 浏览型号935277012118的Datasheet PDF文件第2页浏览型号935277012118的Datasheet PDF文件第3页浏览型号935277012118的Datasheet PDF文件第4页浏览型号935277012118的Datasheet PDF文件第5页浏览型号935277012118的Datasheet PDF文件第6页浏览型号935277012118的Datasheet PDF文件第7页 
74LVC138A  
3-to-8 line decoder/demultiplexer; inverting  
Rev. 5 — 19 October 2011  
Product data sheet  
1. General description  
The 74LVC138A is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted  
address inputs (A0, A1 and A2) and, when enabled, provides eight mutually exclusive  
outputs (Y0 to Y7) that are LOW when selected.  
There are three enable inputs: two active LOW (E1 and E2) and one active HIGH (E3).  
Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH.  
This multiple enable function allows easy parallel expansion of the device to a 1-of-32  
(5 lines to 32 lines) decoder with just four 74LVC138A devices and one inverter. The  
74LVC138A can be used as an eight output demultiplexer by using one of the active LOW  
enable inputs as the data input and the remaining enable inputs as strobes. Unused  
enable inputs must be permanently tied to their appropriate active HIGH or LOW state.  
2. Features and benefits  
5 V tolerant inputs for interfacing with 5 V logic  
Wide supply voltage range from 1.2 V to 3.6 V  
CMOS low power consumption  
Direct interface with TTL levels  
Demultiplexing capability  
Multiple input enable for easy expansion  
Ideal for memory chip select decoding  
Mutually exclusive outputs  
Output drive capability 50 transmission lines at 125 C  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-B exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Specified from 40 C to +85 C and from 40 C to +125 C  

与935277012118相关器件

型号 品牌 获取价格 描述 数据表
935277047118 NXP

获取价格

HC/UH SERIES, QUAD 2-INPUT NAND GATE, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14
935277055118 NXP

获取价格

HC/UH SERIES, HEX 1-INPUT INVERT GATE, PDSO14, 3.90 MM WIDTH, PLASTIC, MS-012, SOT-108-1,
935277067118 NXP

获取价格

HC/UH SERIES, 8-INPUT NAND GATE, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14
935277092112 NXP

获取价格

4000/14000/40000 SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, P
935277092118 NXP

获取价格

4000/14000/40000 SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, P
935277099118 NXP

获取价格

4000/14000/40000 SERIES, ASYN NEGATIVE EDGE TRIGGERED 12-BIT UP BINARY COUNTER, PDSO16, 3.
935277161115 NXP

获取价格

LVC/LCX/Z SERIES, DUAL 1-INPUT INVERT GATE, PDSO6, 1 X 1.45 MM, 0.50 MM HEIGHT, PLASTIC, M
935277162115 NXP

获取价格

Inverter, LVC/LCX/Z Series, 2-Func, 1-Input, CMOS, PDSO6
935277163115 NXP

获取价格

LVC/LCX/Z SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6, 1 X 1.45 MM, 0.50 MM HEIGHT, PLASTI
935277163132 NXP

获取价格

LVC/LCX/Z SERIES, DUAL 1-INPUT NON-INVERT GATE, PDSO6, 1 X 1.45 MM, 0.50 MM HEIGHT, PLASTI