5秒后页面跳转
9250BF-50LFT PDF预览

9250BF-50LFT

更新时间: 2023-01-03 11:03:11
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
14页 173K
描述
Clock Generator

9250BF-50LFT 技术参数

是否Rohs认证: 符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.84
Base Number Matches:1

9250BF-50LFT 数据手册

 浏览型号9250BF-50LFT的Datasheet PDF文件第2页浏览型号9250BF-50LFT的Datasheet PDF文件第3页浏览型号9250BF-50LFT的Datasheet PDF文件第4页浏览型号9250BF-50LFT的Datasheet PDF文件第5页浏览型号9250BF-50LFT的Datasheet PDF文件第6页浏览型号9250BF-50LFT的Datasheet PDF文件第7页 
ICS9250-50  
Integrated  
Circuit  
Systems, Inc.  
Frequency Generator & Integrated Buffers for PIII & Tualatin™  
Recommended Application:  
815B Solano B step style chipset  
Output Features:  
Pin Configuration  
VDDA  
X1  
X2  
GNDA  
1
2
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
REF0/FS4*1  
VDDLAPIC  
IOAPIC  
2 - CPUs @ 2.5V, up to 133MHz.  
13 - SDRAM @ 3.3V, up to 133MHz.  
3 - 3V66 @ 3.3V, 2x PCI MHz.  
8 - PCI @ 3.3V  
1 - 48MHz, @ 3.3V fixed  
1 - 24/48MHz @ 3.3V  
3
4
5
6
7
8
9
VDDLCPU  
CPUCLK0  
CPUCLK1  
GNDLCPU  
GNDSDR  
SDRAM0  
SDRAM1  
SDRAM2  
VDDSDR  
SDRAM3  
SDRAM4  
SDRAM5  
GNDSDR  
SDRAM6  
SDRAM7  
SDRAM_F  
VDDSDR  
GND48  
GND3V66  
3V66-0  
3V66-1  
3V66-2  
VDD3V66  
VDDPCI  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
1*FS0/PCICLK0  
1*FS1/PCICLK1  
1*SEL24_48#/PCICLK2  
GNDPCI  
1 - REF @ 3.3V, 14.318MHz.  
1 - IOAPIC @ 2.5V 16.67MHz.  
Features:  
PCICLK3  
PCICLK4  
PCICLK5  
VDDPCI  
PCICLK6  
PCICLK7  
GNDPCI  
Support PC133 SDRAM.  
Up to 133MHz frequency support  
Support power management through PD#  
Spread spectrum for EMI control  
(
0.25ꢀ Center Spread or 0 to -0.5ꢀ down spreadꢁ  
Vtt_PWRGD/PD#  
SCLK  
24_48MHz/FS21*  
48MHz/FS3*1  
VDD48  
VDDSDR  
SDRAM8  
SDRAM9  
GNDSDR  
Uses external 14.318MHz crystal  
FS pins for frequency select  
SDATA  
VDDSDR  
SDRAM11  
SDRAM10  
GNDSDR  
Key Specifications:  
CPU Output Jitter: <250ps  
CPU Output Skew: <175ps  
PCI Output Skew: <500ps  
3V66 Output Skew <175ps  
For group skew timing, please refer to the  
Group Timing Relationship Table.  
56-Pin 300 mil SSOP  
1. These pins will have 1.5 to 2X drive strength.  
* 120K ohm pull-up to VDD on indicated inputs.  
Block Diagram  
Functionality  
FS4 FS3 FS2 FS1 FS0 CPU SDRAM 3V66  
PCI  
0
0
1
1
0
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
66.67 100.00 66.67 33.33  
100.00 100.00 66.67 33.33  
133.33 133.33 66.67 33.33  
133.33 100.00 66.67 33.33  
PLL2  
48MHz  
24_48MHz  
/ 2  
X1  
X2  
XTAL  
OSC  
REF0  
For other hardware/I2C selectable frequencies please  
refer to Byte 0 frequency select register.  
PLL1  
Spread  
CPU  
DIVDER  
CPUCLK (1:0ꢁ  
2
Spectrum  
SDRAM  
DIVDER  
SDRAM (11:0ꢁ  
SDRAM_F  
IOAPIC  
12  
FS(4:0ꢁ  
PD#  
Power Groups  
Control  
Logic  
IOAPIC  
DIVDER  
VDD48 = Fixed PLL power  
GND48 = Fixed PLL GND  
VDDA = Power for CPU PLL  
GNDA = GND for CPU PLL  
Vtt_PWRGD  
SEL24_48#  
SDATA  
Config.  
Reg.  
PCI  
DIVDER  
PCICLK (7:0ꢁ  
3V66 (2:0ꢁ  
8
3
SCLK  
3V66  
DIVDER  
0594B—09/14/05  

与9250BF-50LFT相关器件

型号 品牌 获取价格 描述 数据表
9250BFI-27LF IDT

获取价格

Processor Specific Clock Generator, 133MHz, PDSO56, 0.300 INCH, 0.025 INCH PITCH, ROHS COM
9250CF-08 IDT

获取价格

Clock Generator
9250CF-08LF IDT

获取价格

Clock Generator
9250CF-08T IDT

获取价格

Clock Generator
9250CF-10 IDT

获取价格

Processor Specific Clock Generator, 100MHz, PDSO56, 0.300 INCH, SSOP-56
9250CF-10LFT IDT

获取价格

SSOP-56, Reel
9250F-18LF IDT

获取价格

Clock Generator, PDSO56
9250YF-09LFT IDT

获取价格

Processor Specific Clock Generator, 133.32MHz, PDSO56, 0.300 INCH, ROHS COMPLIANT, SSOP-56
9250YF-18 IDT

获取价格

Processor Specific Clock Generator, 150MHz, CMOS, PDSO56
9250YF-18LF IDT

获取价格

Processor Specific Clock Generator, 150MHz, CMOS, PDSO56