2:2, Differential-to-LVPECL/LVDS Divider ICS879S216I-02
DATA SHEET
General Description
Features
The ICS879S216I-02 is a Differential-to-LVPECL/ LVDS Clock
Divider which can operate up to 2.5GHz. ICS879S216I-02 has 2
selectable differential clock inputs. The fully differential architecture
and low propagation delay make it ideal for use in clock distribution
circuits. ICS879S216I-02 can divide the input clock by ÷2, ÷4, ÷8
and ÷16. Table 4A lists all the available output dividers.
• High speed 2:2 differential divider
• Two differential LVPECL or LVDS output pairs
• Four selectable divide combinations
• PCLKx can accept the following input levels: LVPECL, LVDS, CML
• Maximum input frequency: 2.5GHz
• Propagation delay: 0.8ns (minimum), 1.6ns (maximum)
• Output Skew: 25ps (maximum)
• Full 3.3V or 2.5V supply modes
• -40°C to 85°C ambient operating temperature
• Available in lead-free (RoHS 5) package
Table 1A. VCC_TAP Function Table
Outputs
Q[1:0], nQ[1:0]
LVPECL
LVPECL
LVDS
Output Level Supply
VCC_TAP
VCC
Table 1B. SEL_OUT Function Table
2.5V
3.3V
2.5V
3.3V
Input
Outputs
Q[1:0], nQ[1:0]
LVPECL (default)
LVDS
VCC
SEL_OUT
VCC
1
0
LVDS
Float
Pin Assignment
Block Diagram
Pullup
SEL_OUT
24 23 22 21 20 19
Pulldown
CLK_SEL
CLK_SEL
1
2
3
4
5
6
VCC
nc
18
17
PCLK0
nPCLK0
PCLK1
Pulldown
PCLK0
16 nc
15 nc
0
Q0
Pullup/Pulldown
nPCLK0
N
nc
14
13
nPCLK1
SEL_OUT
nQ0
Q1
00 ÷2,
01 ÷4,
10 ÷8,
VEE
7
8
9 10 11 12
Pulldown
PCLK1
11 ÷16 (default)
1
nQ1
Pullup/Pulldown
nPCLK1
ICS879S216I-02
24-Lead VFQFN
4mm x 4mm x 0.95mm package body
2
Pullup
F_SEL[1:0]
K Package
Top View
ICS879S216AKI-02 REVISION A APRIL 8, 2011
1
©2011 Integrated Device Technology, Inc.