5秒后页面跳转
8743004DKILF PDF预览

8743004DKILF

更新时间: 2024-10-28 20:08:55
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
27页 1114K
描述
PLL Based Clock Driver, 8743004 Series, 4 True Output(s), 0 Inverted Output(s), 6 X 6 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220, VFQFN-40

8743004DKILF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:QFN
包装说明:HVQCCN,针数:40
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:8.58
系列:8743004输入调节:DIFFERENTIAL MUX
JESD-30 代码:S-XQCC-N40JESD-609代码:e3
长度:6 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:40实输出次数:4
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:OPEN-EMITTER封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1 mm
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:6 mm最小 fmax:160 MHz
Base Number Matches:1

8743004DKILF 数据手册

 浏览型号8743004DKILF的Datasheet PDF文件第2页浏览型号8743004DKILF的Datasheet PDF文件第3页浏览型号8743004DKILF的Datasheet PDF文件第4页浏览型号8743004DKILF的Datasheet PDF文件第5页浏览型号8743004DKILF的Datasheet PDF文件第6页浏览型号8743004DKILF的Datasheet PDF文件第7页 
PRELIMINARY  
FEMTOCLOCKS™ LVDS/LVPECL ZERO DELAY BUFFER/  
CLOCK GENERATOR FOR PCI EXPRESS™ AND ETHERNET  
ICS8743004I  
General Description  
Features  
The ICS8743004I is Zero-Delay Buffer/Frequency  
Four differential output pairs with selectable pin type: LVDS or  
LVPECL. Each output pair is individually selectable for 100MHz  
or 125MHz (for PCIe and Ethernet applications).  
S
IC  
Multiplier with four differential LVDS or LVPECL  
output pairs (pin selectable output type), and uses  
external feedback for “zero delay” clock  
HiPerClockS™  
One differential clock input pair CLK/nCLK can accept the  
following differential input levels: LVPECL, LVDS, M-LVDS,  
LVHSTL, HCSL  
regeneration. In PCI Express and Ethernet  
applications, 100MHz and 125MHz are the most commonly used  
reference clock frequencies and each of the four output pairs can  
be independently set for either 100MHz or 125MHz. With an  
output frequency range of 98MHz to 165MHz, the device is also  
suitable for use in a variety of other applications such as Fibre  
Channel (106.25MHz) and XAUI (156.25MHz). The M-LVDS  
Input/Output pair is useful in backplane applications when the  
reference clock can either be local (on the same board as the  
ICS8743004I) or remote via a backplane connector. In output  
mode, an input from a local reference clock applied to the  
CLK/nCLK input pins is translated to M-LVDS and driven out to the  
MLVDS/nMLVDS pins. In input mode, the internal M_LVDS driver  
is placed in Hi-Z state using the OE_MLVDS pin and  
One M-LVDS I/O (MLVDS/nMLVDS)  
Output frequency range: 98MHz - 165MHz  
Input frequency range: 19.6MHz - 165MHz  
VCO range: 490MHz - 660MHz  
PCI Express (2.5 Gb/S) and Gen 2 (5 Gb/s) jitter compliant  
External feedback for “zero delay” clock regeneration  
RMS phase jitter @ 125MHz (1.875MHz – 20MHz):  
0.57ps (typical)  
Full 3.3V supply mode  
-40°C to 85°C ambient operating temperature  
Available in lead-free (RoHS 6) packages  
MLVDS/nMLVDS pin then becomes an input (e.g. from a  
backplane).  
The ICS8743004I uses very low phase noise FemtoClock™  
technology, thus making it ideal for such applications as PCI  
Express Generation 1 and 2 as well as for Gigabit Ethernet, Fibre  
Channel, and 10 Gigabit Ethernet. It is packaged in a 40-VFQFN  
package (6mm x 6mm).  
Pin Assignment  
40 39 38 37 36 35 34 33 32 31  
VDD  
1
2
3
4
5
VDDO  
Q2  
30  
29  
28  
27  
26  
25  
24  
23  
22  
OE_MLVDS  
MLVDS  
nMLVDS  
PLL_SEL  
FBO_DIV  
MR  
nQ2  
GND  
Q3  
6
nQ3  
7
FBOUT  
nFBOUT  
VDDO  
Q_TYPE  
OE0  
8
9
OE1  
10  
GND  
21  
11 12 13 14 15 16 17 18 19 20  
ICS8743004I  
40-Lead VFQFN  
6mm x 6mm x 0.925mm package body  
K Package  
Top View  
The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification.  
Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.  
IDT™ / ICS™ LVDS/LVPECL ZERO DELAY BUFFER/CLOCK GENERATOR 1  
ICS8743004DKI REV. A AUGUST 25, 2008  

与8743004DKILF相关器件

型号 品牌 获取价格 描述 数据表
8743004DKILFT IDT

获取价格

PLL Based Clock Driver, 8743004 Series, 4 True Output(s), 0 Inverted Output(s), 6 X 6 MM,
8743008DKILF IDT

获取价格

Low Skew Clock Driver, 8743008 Series, 8 True Output(s), 0 Inverted Output(s), 8 X 8 MM, 0
8743008DKILFT IDT

获取价格

Clock Driver, 8 X 8 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VJJD-2, VFQFN-56
87432-004 AMPHENOL

获取价格

Board Stacking Connector, 4 Contact(s), 2 Row(s), Male, Straight, Solder Terminal
87432-004LF AMPHENOL

获取价格

Board Connector, LEAD FREE
87432-008LF AMPHENOL

获取价格

Board Connector, LEAD FREE
87432-010 AMPHENOL

获取价格

Board Stacking Connector, 10 Contact(s), 2 Row(s), Male, Straight, Solder Terminal
87432-012 AMPHENOL

获取价格

Board Stacking Connector, 12 Contact(s), 2 Row(s), Male, Straight, Solder Terminal
87432-014LF AMPHENOL

获取价格

Board Connector, LEAD FREE
87432-016 AMPHENOL

获取价格

Board Stacking Connector, 16 Contact(s), 2 Row(s), Male, Straight, Solder Terminal