5秒后页面跳转
854S202AYI-01T PDF预览

854S202AYI-01T

更新时间: 2024-02-11 07:16:28
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
17页 449K
描述
Differential Multiplexer, 2 Func, 12 Channel, PQFP48

854S202AYI-01T 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.92
模拟集成电路 - 其他类型:DIFFERENTIAL MULTIPLEXERJESD-30 代码:S-PQFP-G48
信道数量:12功能数量:2
端子数量:48最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP48,.35SQ,20
封装形状:SQUARE封装形式:FLATPACK
电源:2.5 V认证状态:Not Qualified
子类别:Multiplexer or Switches最大供电电流 (Isup):128 mA
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
Base Number Matches:1

854S202AYI-01T 数据手册

 浏览型号854S202AYI-01T的Datasheet PDF文件第8页浏览型号854S202AYI-01T的Datasheet PDF文件第9页浏览型号854S202AYI-01T的Datasheet PDF文件第10页浏览型号854S202AYI-01T的Datasheet PDF文件第12页浏览型号854S202AYI-01T的Datasheet PDF文件第13页浏览型号854S202AYI-01T的Datasheet PDF文件第14页 
ICS854S202I-01 Data Sheet  
12:2, DIFFERENTIAL-TO-LVDS MULTIPLEXER  
2.5V Differential Clock Input Interface  
The CLK /nCLK accepts LVDS, LVPECL, CML and other differential  
signals. Both differential signals must meet the VPP and VCMR input  
requirements. Figures 2A to 2E show interface examples for the  
IN/nIN input with built-in 50terminations driven by the most  
common driver types. The input interfaces suggested here are  
examples only. If the driver is from another vendor, use their  
termination recommendation. Please consult with the vendor of the  
driver component to confirm the driver termination requirements.  
2.5V  
2.5V  
2.5V  
2.5V  
2.5V  
R3  
R4  
Zo = 50  
250  
250  
CLK  
Zo = 50  
Zo = 50  
CLK  
Zo = 50  
nCLK  
Differential  
LVPECL  
nCLK  
Input  
R1  
R2  
Differential  
Input  
50  
50  
LVPECL  
R1  
R2  
62.5  
62.5  
R3  
18  
Figure 2A. CLK/nCLK Input Driven by a  
Figure 2B. CLK/nCLK Input Driven by a   
2.5V LVPECL Driver  
2.5V LVPECL Driver  
2.5V  
2.5V  
2.5V  
2.5V  
Zo = 50  
Zo = 50Ω  
CLK  
CLK  
R1  
R1  
100  
100Ω  
nCLK  
nCLK  
Zo = 50  
Zo = 50Ω  
Differential  
Input  
Differential  
Input  
LVDS  
CML Built-In Pullup  
Figure 2C. CLK/nCLK Input Driven by a   
2.5V LVDS Driver  
Figure 2D. CLK/nCLK Input Driven by a  
Built-In Pullup CML Driver  
2.5V  
2.5V  
2.5V  
R1  
R2  
50Ω  
50Ω  
Zo = 50Ω  
Zo = 50Ω  
CLK  
nCLK  
Differential  
Input  
CML  
Figure 2E. CLK/nCLK Input Driven by an  
IDT Open Collector CML Driver  
ICS854S202AYI-01 REV. A DECEMBER 18, 2012  
11  
©2012 Integrated Device Technology, Inc.  

STM32F103C8T6 替代型号

型号 品牌 替代类型 描述 数据表

与854S202AYI-01T相关器件

型号 品牌 描述 获取价格 数据表
854S202AYIFT IDT Low Skew Clock Driver, 854S Series, 4 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7

获取价格

854S202AYILFT IDT TQFP-48, Reel

获取价格

854S202AYIT IDT Clock Driver

获取价格

854S204BGILF IDT Low Skew, Dual, Programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer

获取价格

854S204BGILFT IDT Low Skew, Dual, Programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer

获取价格

854S54AKI-01LF IDT Dual 2:1, 1:2 Differential-to-LVDS Multiplexer

获取价格