Datasheet > 854S058I

854S058I

更新时间： 2023-12-20 18:46:04

品牌	Logo	应用领域
瑞萨 - RENESAS		/
页数	文件大小	规格书
17页	833K
描述
8:1 Differential-to-LVDS Clock Multiplexer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

854S058I 数据手册

ICS854S058I Datasheet

8:1, DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER

Parameter Measurement Information, continued

V_DD

out

DC Input

LVDS

DC Input

100

LVDS

out

V_OS/Δ V_OS

out

Offset Voltage Setup

Differential Output Voltage

Spectrum of Output Signal Q

MUX selects active

input clock signal

MUX_{_ISOL}= A0 – A1

MUX selects static input

Frequency

(fundamental)

MUX Isolation

Application Information

Recommendations for Unused Input Pins

Inputs:

PCLK/nPCLK Inputs

For applications not requiring the use of a differential input, both the

PCLK and nPCLK pins can be left floating. Though not required, but

for additional protection, a 1k resistor can be tied from PCLK to

ground.

LVCMOS Control Pins

All control pins have internal pulldowns; additional resistance is not

required but can be added for additional protection. A 1k resistor

can be used.

ICS854S058AGI REVISION A OCTOBER 29, 2012

1...5 6 789 10 11...17

中文翻译

下载PDF

与854S058I相关器件

型号	品牌	获取价格	描述	数据表
854S14AKI	IDT	获取价格	Low Skew Clock Driver, 854S Series, 4 True Output(s), 0 Inverted Output(s), 4 X 4 MM, 0.95
854S14AKILFT	IDT	获取价格	Low Skew Clock Driver, 854S Series, 4 True Output(s), 0 Inverted Output(s), 4 X 4 MM, 0.95
854S14AKT	IDT	获取价格	Low Skew Clock Driver, 854S Series, 4 True Output(s), 0 Inverted Output(s), 4 X 4 MM, 0.95
854S202AYI	IDT	获取价格	Clock Driver
854S202AYI-01	IDT	获取价格	Differential Multiplexer, 2 Func, 12 Channel, PQFP48
854S202AYI-01T	IDT	获取价格	Differential Multiplexer, 2 Func, 12 Channel, PQFP48
854S202AYIFT	IDT	获取价格	Low Skew Clock Driver, 854S Series, 4 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7
854S202AYILFT	IDT	获取价格	TQFP-48, Reel
854S202AYIT	IDT	获取价格	Clock Driver
854S204BGILF	IDT	获取价格	Low Skew, Dual, Programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer