Datasheet > 82P33931BAG

82P33931BAG

更新时间： 2024-11-11 00:52:23

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
4页	125K
描述
Synchronization System for IEEE 1588

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

82P33931BAG 数据手册

Synchronization System

for IEEE 1588

82P33931 / 82P33931-1

Datasheet

HIGHLIGHTS

APPLICATIONS

• System implements ITU-T telecom profiles

• Composed of IDT’s IEEE 1588 software and IDT’s Synchronization

Management Unit (SMU) hardware

• Access routers, edge routers, core routers

• Carrier Ethernet switches

• Multiservice access platforms

• Operates as IEEE 1588 / PTP slave

• PON OLT

• Recovers accurate and stable synchronization signals from packet

based IEEE 1588 / PTP master

• Provides integrated physical layer frequency support

• Operates as an IEEE 1588 / PTP master

• LTE eNodeB

• ITU-T G.8265.1 & G.8275.1 Telecom Profile clock synthesizer

• ITU-T G.8273.2 Telecom Boundary Clock (T-BC) and Telecom

• Time Slave Clock (T-TSC)

• ITU-T G.8264 Synchronous Equipment Timing Source (SETS)

• ITU-T G.8263 Packet-based Equipment Clock (PEC)

• ITU-T G.8262 Synchronous Ethernet Equipment Clock (EEC)

• ITU-T G.813 Synchronous Equipment Clock (SEC)

• Telcordia GR-253-CORE Stratum 3 Clock (S3) and SONET Minimum

Clock (SMC)

SOFTWARE

• C99 source code distribution, supporting POSIX-based Operating Sys-

tems (OSs) such as Linux

• IEEE 1588 compliant Precision Time Protocol (PTP) stack

• Abstraction interface supports user-supplied IEEE 1588 compliant Pre-

cision Time Protocol (PTP) stack

• Reference trackers filter packet synchronization noise from IEEE 1588

unaware networks

HARDWARE

• Synchronization Management Unit (SMU) provides tools to manage

physical layer and packet based synchronous clocks for IEEE 1588

Telecom Profile applications

• Supports independent IEEE 1588 and Synchronous Ethernet (SyncE)

timing paths

• Combo mode provides SyncE physical layer frequency support for IEEE

1588 Telecom Boundary Clocks (T-BC) and Telecom Time Slave Clocks

(T-TSC) per G.8273.2

• Digital PLLs can be configured as Digitally Controlled Oscillators

(DCOs) for IEEE 1588 clock synthesis

• Generates G.8262 compliant SyncE clocks

• Fractional-N input dividers support a wide range of reference frequen-

cies

• Locks to 1 pulse per second (PPS) references from GPS based sources

• Loads configuration from an external EPROM after reset

April 5, 2017

12 3 4

中文翻译

下载PDF

与82P33931BAG相关器件

型号	品牌	获取价格	描述	数据表
82P33931BAG8	IDT	获取价格	Synchronization System for IEEE 1588
82P35	INTEL	获取价格	Graphics and Memory Controller Hub
82P5088	RENESAS	获取价格	8-Channel T1/E1/J1 Short Haul/Long Haul LIU
82P5088BB	IDT	获取价格	ATM/SONET/SDH Clock Recovery Circuit, 1-Func, PBGA256, PLASTIC, BGA-256
82PB19-T2	HONEYWELL	获取价格	Pushbutton Switch,
82PF120	INFINEON	获取价格	STANDARD RECOVERY DIODES
82PF120	VISHAY	获取价格	Standard Recovery Diodes, Generation 2 DO-5 (Stud Version), 80 A
82PF120PBF	INFINEON	获取价格	Rectifier Diode, 1 Phase, 1 Element, 80A, 1200V V(RRM), Silicon, DO-203AB, PLASTIC, DO-5,
82PF120W	INFINEON	获取价格	STANDARD RECOVERY DIODES
82PF120W	VISHAY	获取价格	Standard Recovery Diodes, Generation 2 DO-5 (Stud Version), 80 A