Datasheet > 813078BYILFT

813078BYILFT

更新时间： 2024-01-05 06:19:31

品牌	Logo	应用领域
艾迪悌 - IDT		石英晶振压控振荡器无线
页数	文件大小	规格书
26页	981K
描述
FEMTOCLOCKS™ VCXO-PLL FREQUENCY GENERATOR FOR WIRELESS INFRASTRUCTURE EQUIPMENT

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

813078BYILFT 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	TQFP
包装说明：	TQFP-64	针数：	64
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.81
JESD-30 代码：	S-PQFP-G64	JESD-609代码：	e3
长度：	10 mm	湿度敏感等级：	3
端子数量：	64	最高工作温度：	85 °C
最低工作温度：	-40 °C	最大输出时钟频率：	614.4 MHz
封装主体材料：	PLASTIC/EPOXY	封装代码：	HTFQFP
封装形状：	SQUARE	封装形式：	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH
峰值回流温度（摄氏度）：	260	主时钟/晶体标称频率：	30.72 MHz
认证状态：	Not Qualified	座面最大高度：	1.2 mm
最大供电电压：	3.465 V	最小供电电压：	3.135 V
标称供电电压：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Matte Tin (Sn) - annealed	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	10 mm
uPs/uCs/外围集成电路类型：	CLOCK GENERATOR, OTHER	Base Number Matches：	1

813078BYILFT 数据手册

FEMTOCLOCKS™ VCXO-PLL FREQUENCY GENERATOR

FOR WIRELESS INFRASTRUCTURE EQUIPMENT

ICS813078I

General Description

Features

The ICS813078I is a member of the HiperClocks

• Nine outputs, organized in three independent output banks with

differential LVPECL and single-ended outputs

family of high performance clock solutions from IDT.

The ICS813078I a PLL based synchronous clock

solution that is optimized for wireless infrastructure

equipment where frequency translation and jitter

HiPerClockS™

• One differential input clock can accept the following differential

input levels: LVDS, LVPECL, LVHSTL

• One single-ended clock input

attenuation is needed.

• Frequency generation optimized for wireless infrastructure

• Attenuates the phase jitter of the input clock signal by using

The device contains two internal PLL stages that are cascaded in

series. The first PLL stage attenuates the reference clock jitter by

using an internal or external VCXO circuit. The internal VCXO

requires the connection of an external inexpensive pullable crystal

(XTAL) to the ICS813078I. This first PLL stage (VCXO PLL) uses

external passive loop filter components which are used to optimize

the PLL loop bandwidth and damping characteristics for the given

application. The output of the first stage VCXO PLL is a stable and

jitter-tolerant 30.72MHz reference input for the second PLL stage.

The second PLL stage provides frequency translation by

multiplying the output of the first stage up to 491.52MHz or

614.4MHz. The low phase noise characteristics of the VCXO-PLL

clock signal is maintained by the internal FemtoClock™PLL, which

requires no external components or complex programming. Two

independently configurable frequency dividers translate the

internal VCO signal to the desired output frequencies. All

low-cost pullable fundamental mode crystal (XTAL)

• Internal Femtoclock frequency multiplier stage eliminates the

need for an expensive external high frequency VCXO

• LVCMOS levels for all control I/O

• RMS phase jitter @ 122.88MHz, using a 30.72MHz crystal

(12kHz to 20MHz): 1.1ps rms (typical)

• RMS phase jitter @ 61.44MHz, using a 30.72MHz crystal

(12kHz to 20MHz): 0.97ps rms (typical)

• VCXO PLL bandwidth can be optimized for jitter attenuation and

reference frequency tracking using external loop filter

components

• PLL fast-lock control

• PLL lock detect output

• Absolute pull range is +/-50 ppm

• Full 3.3V supply voltage

frequency translation ratios are set by device configuration pins.

• -40°C to 85°C ambient operating temperature

• Available in lead-free (RoHS 6) package

Supported input reference clock frequencies:

10MHz, 12.8MHz, 15MHz, 15.36MHz, 20MHz, 30.72MHz,

61.44MHz, and 122.88MHz

Supported output clock frequencies:

30.72MHz, 38.4MHz, 61.44MHz, 76.8MHz, 122.88MHz,

153.6MHz, 245.76MHz, 491.52MHz, and 614.4MHz

Pin Assignment

64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49

LF1

LF0

ISET

V_CCO

nQA0

QA0

FLM

V_CC

V_EE

nQA1

64-Lead TQFP, E-Pad

10mm x 10mm x 1mm

package body

CLK1

REF_SEL

nMR

QA1

V_CCO

nQA2

Y Package

CLK0

38 QA2

V_CC

nCLK0

V_EE

nQB0

NA1

NA0

NB1

QB0

V_CCO

17 18 19 20 21

23 24 25 26 27 28 29 30 31 32

FEMTOCLOCKS™ VCXO-PLL FREQUENCY GENERATOR

ICS813078BYI REV. A OCTOBER 6, 2008

12 3 4 5 6 7...26

中文翻译

下载PDF

813078BYILFT 替代型号

型号	品牌	替代类型	描述	数据表
813078BYILF	IDT	功能相似	FEMTOCLOCKS™ VCXO-PLL FREQUENCY GENERATOR FOR

与813078BYILFT相关器件

型号	品牌	获取价格	描述	数据表
8130-832-A	RAF	获取价格	ROUND INTERNAL THREAD HANDLE
8130-AB3-D-B	UTC	获取价格	POWER RESET IC
8130-AB3-D-K	UTC	获取价格	POWER RESET IC
8130-AB3-D-R	UTC	获取价格	POWER RESET IC
8130-AE3-5-R	UTC	获取价格	Power Supply Support Circuit, Fixed, 1 Channel, PDSO3, SOT-23, 3 PIN
8130-AE3-D-B	UTC	获取价格	POWER RESET IC
8130-AE3-D-K	UTC	获取价格	POWER RESET IC
8130-AE3-D-R	UTC	获取价格	POWER RESET IC
8130-AF5-B-R	UTC	获取价格	Power Supply Support Circuit, Fixed, 1 Channel, PDSO5, SOT-25, 5 PIN
8130-AF5-D-B	UTC	获取价格	POWER RESET IC

与813078BYILFT相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

1
PMOS管背靠背连接：串联还是并联？
2024-06-28

1
高压电解电容的分类与选型策略
2024-06-28

3
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

6

产品中心

服务支持

精选活动

关于我们

帮助中心

813078BYILFT

813078BYILFT 技术参数

813078BYILFT 数据手册

813078BYILFT 替代型号

与813078BYILFT相关器件

与813078BYILFT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

813078BYILFT

813078BYILFT 技术参数

813078BYILFT 数据手册

813078BYILFT 替代型号

与813078BYILFT相关器件

与813078BYILFT相关文章

您还可以找

您在本页遇到什么问题？