May 2007
74VHCT573A
tm
Octal D-Type Latch with 3-STATE Outputs
Features
General Description
■ High speed: t = 7.7ns (Typ.) at T = 25°C
The VHCT573A is an advanced high speed CMOS octal
latch with 3-STATE output fabricated with silicon gate
CMOS technology. It achieves the high speed operation
similar to equivalent Bipolar Schottky TTL while main-
taining the CMOS low power dissipation. This 8-bit
D-type latch is controlled by a Latch Enable input (LE)
and an Output Enable input (OE). When the OE input is
HIGH, the eight outputs are in a high impedance state.
PD
A
■ High Noise Immunity: V = 2.0V, V = 0.8V
IH
IL
■ Power Down Protection is provided on all inputs and
outputs
■ Low Noise: V
= 1.6V (Max.)
OLP
■ Low Power Dissipation: I = 4µA (Max.) @ T = 25°C
CC
A
■ Pin and function compatible with 74HCT573
Protection circuits ensure that 0V to 7V can be applied to
(1)
the input and output pins without regard to the supply
voltage. This device can be used to interface 3V to 5V
systems and two supply systems such as battery back
up. This circuit prevents device destruction due to mis-
matched supply and input voltages.
Note:
1. Outputs in OFF-State
Ordering Information
Package
Order Number
74VHCT573AM
74VHCT573ASJ
74VHCT573AMTC
Number
Package Description
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
M20D
MTC20
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the
ordering number. Pb-Free package per JEDEC J-STD-020B.
Connection Diagram
Pin Description
Pin Names
Description
D –D
Data Inputs
0
7
LE
Latch Enable Input
OE
3-STATE Output Enable Input
3-STATE Outputs
O –O
0
7
©1997 Fairchild Semiconductor Corporation
74VHCT573A Rev. 1.3
www.fairchildsemi.com