5秒后页面跳转
74LVC3G04GN PDF预览

74LVC3G04GN

更新时间: 2023-09-03 20:27:10
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
15页 247K
描述
Triple inverterProduction

74LVC3G04GN 数据手册

 浏览型号74LVC3G04GN的Datasheet PDF文件第2页浏览型号74LVC3G04GN的Datasheet PDF文件第3页浏览型号74LVC3G04GN的Datasheet PDF文件第4页浏览型号74LVC3G04GN的Datasheet PDF文件第5页浏览型号74LVC3G04GN的Datasheet PDF文件第6页浏览型号74LVC3G04GN的Datasheet PDF文件第7页 
74LVC3G04  
Triple inverter  
Rev. 14 — 16 April 2021  
Product data sheet  
1. General description  
The 74LVC3G04 is a triple inverter. Inputs can be driven from either 3.3 V or 5 V devices. This  
feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.  
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.  
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry  
disables the output, preventing the potentially damaging backflow current through the device when  
it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant outputs for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
±24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
IOFF circuitry provides partial Power-down mode operation  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LVC3G04DP  
74LVC3G04DC  
74LVC3G04GT  
74LVC3G04GN  
74LVC3G04GS  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
TSSOP8 plastic thin shrink small outline package; 8 leads;  
body width 3 mm; lead length 0.5 mm  
SOT505-2  
VSSOP8 plastic very thin shrink small outline package; 8 leads; SOT765-1  
body width 2.3 mm  
XSON8  
XSON8  
XSON8  
plastic extremely thin small outline package; no leads; SOT833-1  
8 terminals; body 1 × 1.95 × 0.5 mm  
extremely thin small outline package; no leads;  
8 terminals; body 1.2 × 1.0 × 0.35 mm  
SOT1116  
extremely thin small outline package; no leads;  
8 terminals; body 1.35 × 1.0 × 0.35 mm  
SOT1203  
 
 
 

与74LVC3G04GN相关器件

型号 品牌 获取价格 描述 数据表
74LVC3G04GS NXP

获取价格

LVC/LCX/Z SERIES, TRIPLE 1-INPUT INVERT GATE, PDSO8, 1.35 X 1 MM, 0.35 MM HEIGHT, 0.35 MM
74LVC3G04GS NEXPERIA

获取价格

Triple inverterProduction
74LVC3G04GT NXP

获取价格

Triple inverter
74LVC3G04GT NEXPERIA

获取价格

Triple inverterProduction
74LVC3G04GT,115 NXP

获取价格

74LVC3G04 - Triple inverter SON 8-Pin
74LVC3G04-Q100 NEXPERIA

获取价格

Triple inverter
74LVC3G06 NXP

获取价格

Triple inverter with open-drain output
74LVC3G06 DIODES

获取价格

Triple Inverter with Open-Drain Outputs
74LVC3G06DC NEXPERIA

获取价格

Triple inverter with open-drain outputProduction
74LVC3G06DC NXP

获取价格

Triple inverter with open-drain output