5秒后页面跳转
74LVC1G332GS PDF预览

74LVC1G332GS

更新时间: 2024-11-21 11:11:55
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
16页 256K
描述
Single 3-input OR gateProduction

74LVC1G332GS 数据手册

 浏览型号74LVC1G332GS的Datasheet PDF文件第2页浏览型号74LVC1G332GS的Datasheet PDF文件第3页浏览型号74LVC1G332GS的Datasheet PDF文件第4页浏览型号74LVC1G332GS的Datasheet PDF文件第5页浏览型号74LVC1G332GS的Datasheet PDF文件第6页浏览型号74LVC1G332GS的Datasheet PDF文件第7页 
74LVC1G332  
Single 3-input OR gate  
Rev. 11 — 10 May 2023  
Product data sheet  
1. General description  
The 74LVC1G332 is a single 3-input OR gate. Inputs can be driven from either 3.3 V or 5 V  
devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V  
environments.  
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.  
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry  
disables the output, preventing the potentially damaging backflow current through the device when  
it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
High noise immunity  
Overvoltage tolerant inputs to 5.5 V  
±24 mA output drive (VCC = 3.0 V)  
CMOS low power dissipation  
Direct interface with TTL levels  
IOFF circuitry provides partial Power-down mode operation  
Latch-up performance exceeds 250 mA  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V)  
JESD36 (4.5 V to 5.5 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101-C exceeds 1000 V  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
 
 

与74LVC1G332GS相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G332GV NXP

获取价格

Single 3-input OR gate
74LVC1G332GV NEXPERIA

获取价格

Single 3-input OR gateProduction
74LVC1G332GV,125 NXP

获取价格

74LVC1G332 - Single 3-input OR gate TSOP 6-Pin
74LVC1G332GV-Q100 NEXPERIA

获取价格

3-input OR gate
74LVC1G332GV-Q100,125 NXP

获取价格

OR Gate, LVC/LCX/Z Series, 1-Func, 3-Input, CMOS, PDSO6
74LVC1G332GW NXP

获取价格

Single 3-input OR gate
74LVC1G332GW NEXPERIA

获取价格

Single 3-input OR gateProduction
74LVC1G332GW,125 NXP

获取价格

74LVC1G332 - Single 3-input OR gate TSSOP 6-Pin
74LVC1G332GW-Q100 NXP

获取价格

IC OR GATE, Gate
74LVC1G332GW-Q100 NEXPERIA

获取价格

3-input OR gate