5秒后页面跳转
74LVC1G34GV-G PDF预览

74LVC1G34GV-G

更新时间: 2024-09-23 13:04:59
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
15页 83K
描述
IC LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, PDSO5, PLASTIC, SC-74A, SOT-753, 5 PIN, Gate

74LVC1G34GV-G 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SC-74A
包装说明:TSSOP,针数:5
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.39系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G5JESD-609代码:e3
长度:2.9 mm逻辑集成电路类型:BUFFER
湿度敏感等级:1功能数量:1
输入次数:1端子数量:5
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):11 ns
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:TIN端子形式:GULL WING
端子节距:0.95 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:1.5 mm
Base Number Matches:1

74LVC1G34GV-G 数据手册

 浏览型号74LVC1G34GV-G的Datasheet PDF文件第2页浏览型号74LVC1G34GV-G的Datasheet PDF文件第3页浏览型号74LVC1G34GV-G的Datasheet PDF文件第4页浏览型号74LVC1G34GV-G的Datasheet PDF文件第5页浏览型号74LVC1G34GV-G的Datasheet PDF文件第6页浏览型号74LVC1G34GV-G的Datasheet PDF文件第7页 
74LVC1G34  
Single buffer  
Rev. 02 — 21 May 2007  
Product data sheet  
1. General description  
The 74LVC1G34 provides a low-power, low-voltage single buffer.  
The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of  
this device in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing the damaging backflow current through the device  
when it is powered down.  
Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and  
fall times.  
2. Features  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant inputs for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V).  
±24 mA output drive (VCC = 3.0 V)  
ESD protection:  
HBM JESD22-A114E exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Multiple package options  
Specified from 40 °C to +85 °C and 40 °C to +125 °C  

与74LVC1G34GV-G相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G34GV-Q100 NEXPERIA

获取价格

Single buffer
74LVC1G34GV-Q100H NXP

获取价格

74LVC1G34-Q100 - Single buffer TSOP 5-Pin
74LVC1G34GW NXP

获取价格

Single buffernull
74LVC1G34GW NEXPERIA

获取价格

Single bufferProduction
74LVC1G34GW,125 NXP

获取价格

74LVC1G34 - Single buffer TSSOP 5-Pin
74LVC1G34GW-Q100 NXP

获取价格

LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT353
74LVC1G34GW-Q100 NEXPERIA

获取价格

Single buffer
74LVC1G34GW-Q100H NXP

获取价格

74LVC1G34-Q100 - Single buffer TSSOP 5-Pin
74LVC1G34GX NEXPERIA

获取价格

Single bufferProduction
74LVC1G34GX4 NEXPERIA

获取价格

Single bufferProduction