5秒后页面跳转
74LVC1G126GF,132 PDF预览

74LVC1G126GF,132

更新时间: 2024-11-20 20:10:03
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
16页 80K
描述
74LVC1G126 - Bus buffer/line driver; 3-state SON 6-Pin

74LVC1G126GF,132 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SON包装说明:1 X 1 MM, 0.50 MM HEIGHT, PLASTIC, SOT-891, XSON-6
针数:6Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.42
控制类型:ENABLE HIGH系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-N6JESD-609代码:e3
长度:1 mm逻辑集成电路类型:BUS DRIVER
最大I(ol):0.024 A湿度敏感等级:1
位数:1功能数量:1
端口数量:2端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:VSON
封装等效代码:SOLCC6,.04,14封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:6 ns传播延迟(tpd):10.5 ns
认证状态:Not Qualified座面最大高度:0.5 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.35 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1 mmBase Number Matches:1

74LVC1G126GF,132 数据手册

 浏览型号74LVC1G126GF,132的Datasheet PDF文件第2页浏览型号74LVC1G126GF,132的Datasheet PDF文件第3页浏览型号74LVC1G126GF,132的Datasheet PDF文件第4页浏览型号74LVC1G126GF,132的Datasheet PDF文件第5页浏览型号74LVC1G126GF,132的Datasheet PDF文件第6页浏览型号74LVC1G126GF,132的Datasheet PDF文件第7页 
74LVC1G126  
Bus buffer/line driver; 3-state  
Rev. 08 — 9 April 2009  
Product data sheet  
1. General description  
The 74LVC1G126 provides one non-inverting buffer/line driver with 3-state output. The  
3-state output is controlled by the output enable input (OE). A LOW-level at pin OE causes  
the output to assume a high-impedance OFF-state.  
The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of  
this device in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing the damaging backflow current through the device  
when it is powered down.  
2. Features  
I Wide supply voltage range from 1.65 V to 5.5 V  
I High noise immunity  
I Complies with JEDEC standard:  
N JESD8-7 (1.65 V to 1.95 V)  
N JESD8-5 (2.3 V to 2.7 V)  
N JESD8B/JESD36 (2.7 V to 3.6 V)  
I ±24 mA output drive (VCC = 3.0 V)  
I CMOS low power consumption  
I Latch-up performance exceeds 250 mA  
I Direct interface with TTL levels  
I Inputs accept voltages up to 5 V  
I Multiple package options  
I ESD protection:  
N HBM JESD22-A114E exceeds 2000 V  
N MM JESD22-A115-A exceeds 200 V  
I Specified from 40 °C to +85 °C and 40 °C to +125 °C  
 
 

74LVC1G126GF,132 替代型号

型号 品牌 替代类型 描述 数据表
HEF40373BT,653 NXP

功能相似

HEF40373B - Octal transparent latch with 3-state outputs SOP 20-Pin

与74LVC1G126GF,132相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G126GM NXP

获取价格

Bus buffer/line driver; 3-state
74LVC1G126GM NEXPERIA

获取价格

Bus buffer/line driver; 3-stateProduction
74LVC1G126GN NXP

获取价格

Bus buffer/line driver; 3-state
74LVC1G126GN NEXPERIA

获取价格

Bus buffer/line driver; 3-stateProduction
74LVC1G126GS NXP

获取价格

Bus buffer/line driver; 3-state
74LVC1G126GS NEXPERIA

获取价格

Bus buffer/line driver; 3-stateProduction
74LVC1G126GS,132 NXP

获取价格

74LVC1G126 - Bus buffer/line driver; 3-state
74LVC1G126GV NXP

获取价格

Bus buffer/line driver; 3-state
74LVC1G126GV NEXPERIA

获取价格

Bus buffer/line driver; 3-stateProduction
74LVC1G126GV-Q100 NEXPERIA

获取价格

Bus buffer/line driver 3-state