5秒后页面跳转
74LVC1G125GW,115 PDF预览

74LVC1G125GW,115

更新时间: 2024-11-21 08:10:35
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
20页 363K
描述
74LVC1G125 - Bus buffer/line driver; 3-state TSSOP 5-Pin

74LVC1G125GW,115 技术参数

生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP,针数:5
Reach Compliance Code:unknown风险等级:5.72
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G5
长度:2.05 mm逻辑集成电路类型:BUS DRIVER
位数:1功能数量:1
端口数量:2端子数量:5
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟(tpd):10.5 ns座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL宽度:1.25 mm
Base Number Matches:1

74LVC1G125GW,115 数据手册

 浏览型号74LVC1G125GW,115的Datasheet PDF文件第2页浏览型号74LVC1G125GW,115的Datasheet PDF文件第3页浏览型号74LVC1G125GW,115的Datasheet PDF文件第4页浏览型号74LVC1G125GW,115的Datasheet PDF文件第5页浏览型号74LVC1G125GW,115的Datasheet PDF文件第6页浏览型号74LVC1G125GW,115的Datasheet PDF文件第7页 
74LVC1G125  
Bus buffer/line driver; 3-state  
Rev. 11 — 2 July 2012  
Product data sheet  
1. General description  
The 74LVC1G125 provides one non-inverting buffer/line driver with 3-state output.  
The 3-state output is controlled by the output enable input (OE). A HIGH-level at pin OE  
causes the output to assume a high-impedance OFF-state.  
The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of  
this device in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing the damaging backflow current through the device  
when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
24 mA output drive (VCC = 3.0 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
CMOS low power consumption  
Inputs accept voltages up to 5 V  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  

与74LVC1G125GW,115相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G125GW,118 NXP

获取价格

74LVC1G125 - Bus buffer/line driver; 3-state TSSOP 5-Pin
74LVC1G125GW,125 NXP

获取价格

74LVC1G125 - Bus buffer/line driver; 3-state TSSOP 5-Pin
74LVC1G125GW/DG,12 NXP

获取价格

IC LVC/LCX/Z SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, 1.25 MM, PLASTIC, SC-88A, MO-203, S
74LVC1G125GW125 NXP

获取价格

Bus buffer/line driver; 3-state
74LVC1G125GW165 NXP

获取价格

Bus buffer/line driver; 3-state
74LVC1G125GW-G NXP

获取价格

IC LVC/LCX/Z SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, S
74LVC1G125GW-Q100 NEXPERIA

获取价格

Bus buffer/line driver; 3-stateProduction
74LVC1G125GW-Q100 NXP

获取价格

IC DRIVER, Bus Driver/Transceiver
74LVC1G125GX NXP

获取价格

Bus buffer/line driver; 3-state
74LVC1G125GX NEXPERIA

获取价格

Bus buffer/line driver; 3-stateProduction