Datasheet > 74LV574N,112

74LV574N,112

更新时间： 2024-11-15 14:47:07

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
17页	99K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

74LV574N,112 数据手册

74LV574

Octal D-type ﬂip-ﬂop; positive edge-trigger; 3-state

Rev. 04 — 14 May 2009

Product data sheet

1. General description

The 74LV574 is an octal D-type ﬂip–ﬂop featuring separate D-type inputs for each ﬂip-ﬂop

and non-inverting 3-state outputs for bus oriented applications. A clock (CP) and an output

enable (OE) input are common to all ﬂip-ﬂops. It is a low-voltage Si-gate CMOS device

and is pin and functionally compatible with the 74HC574 and 74HCT574.

The eight ﬂip-ﬂops will store the state of their individual D-inputs that meet the set-up and

hold times requirements on the LOW to HIGH CP transition.

When OE is LOW, the contents of the eight ﬂip-ﬂops is available at the outputs. When OE

is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does

not affect the state of the ﬂip-ﬂops.

2. Features

I Wide operating voltage: 1.0 V to 5.5 V

I Optimized for low voltage applications: 1.0 V to 3.6 V

I Accepts TTL input levels between V_CC= 2.7 V and V_CC= 3.6 V

I Typical output ground bounce < 0.8 V at V_CC= 3.3 V and T_amb= 25 °C

I Typical HIGH-level output voltage (V_OH) undershoot: > 2 V at V_CC= 3.3 V and

T_amb= 25 °C

I ESD protection:

N HBM JESD22-A114E exceeds 2000 V

N MM JESD22-A115-A exceeds 200 V

I Common 3-state output enable input

I Multiple package options

I Speciﬁed from −40 °C to +85 °C and from −40 °C to +125 °C

3. Ordering information

Table 1.

Ordering information

Package

Type

number

Temperature range Name

Description

Version

74LV574N

74LV574D

−40 °C to +125 °C

DIP20

plastic dual in-line package; 20 leads (300 mil)

SOT146-1

SO20

plastic small outline package; 20 leads; body width 7.5 mm SOT163-1

74LV574DB −40 °C to +125 °C

SSOP20

plastic shrink small outline package; 20 leads;

body width 5.3 mm

SOT339-1

74LV574PW −40 °C to +125 °C

TSSOP20 plastic thin shrink small outline package; 20 leads;

body width 4.4 mm

SOT360-1

12 3 4 5 6 7...17

中文翻译

下载PDF

74LV574N,112 替代型号

型号	品牌	替代类型	描述	数据表
74LV574N	NXP	完全替代	Octal D-type flip-flop; positive edge-trigger 3-State

与74LV574N,112相关器件

型号	品牌	获取价格	描述	数据表
74LV574PW	NXP	获取价格	Octal D-type flip-flop; positive edge-trigger 3-State
74LV574PW,112	NXP	获取价格	74LV574 - Octal D-type flip-flop; positive edge-trigger; 3-state TSSOP2 20-Pin
74LV574PW,118	NXP	获取价格	74LV574 - Octal D-type flip-flop; positive edge-trigger; 3-state TSSOP2 20-Pin
74LV574PWDH	NXP	获取价格	Octal D-type flip-flop; positive edge-trigger 3-State
74LV574PWDH-T	NXP	获取价格	IC LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, Bus Driver/Transceiver
74LV574PW-T	ETC	获取价格	Octal D-Type Flip-Flop
74LV595	NXP	获取价格	8-bit serial-in/serial or parallel-out shift register with output latches 3-State
74LV595A	TI	获取价格	8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
74LV595D	NXP	获取价格	8-bit serial-in/serial or parallel-out shift register with output latches 3-State
74LV595D	NEXPERIA	获取价格	8-bit serial-in/serial-out or parallel-out shift register; 3-stateProduction

与74LV574N,112相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

6
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

3
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

29
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

12

产品中心

服务支持

精选活动

关于我们

帮助中心

74LV574N,112

74LV574N,112 数据手册

74LV574N,112 替代型号

与74LV574N,112相关器件

与74LV574N,112相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LV574N,112

74LV574N,112 数据手册

74LV574N,112 替代型号

与74LV574N,112相关器件

与74LV574N,112相关文章

您还可以找

您在本页遇到什么问题？